Difference between revisions of "ArteryTek AT32F41x"
(→Evaluation Boards) |
(→Example Application) |
||
| Line 23: | Line 23: | ||
==Example Application== |
==Example Application== |
||
| − | *[[Artery_AT-START- |
+ | *[[Artery_AT-START-F413#Example_Project|Artery AT-START-F413]] |
Revision as of 14:41, 29 January 2024
Artery AT32F41x are Cortex-M4 based MCUs
Contents
Flash Banks
Internal Flash
| Flash Bank | Base address | Size | J-Link Support |
|---|---|---|---|
| Internal flash | 0x08000000 | Up to 256 KB | 
|
Watchdog Handling
- The watchdog is fed during flash programming.
Device Specific Handling
Reset
- The device uses normal Cortex-M reset, no special handling necessary, like described here.
