Difference between revisions of "ArteryTek AT32F41x"
(→Internal Flash) |
|||
| Line 12: | Line 12: | ||
| SPIM external flash || 0x08400000 || Up to 16 MB || style="text-align:center;"| {{NO}} |
| SPIM external flash || 0x08400000 || Up to 16 MB || style="text-align:center;"| {{NO}} |
||
|} |
|} |
||
| + | |||
| + | The SPIM support is currently under development. |
||
==Watchdog Handling== |
==Watchdog Handling== |
||
Revision as of 12:01, 7 February 2024
Artery AT32F41x are Cortex-M4 based MCUs
Contents
Flash Banks
Internal Flash
| Flash Bank | Base address | Size | J-Link Support |
|---|---|---|---|
| Internal flash | 0x08000000 | Up to 256 KB | 
|
| SPIM external flash | 0x08400000 | Up to 16 MB | 
|
The SPIM support is currently under development.
Watchdog Handling
- The watchdog is fed during flash programming.
Device Specific Handling
Reset
- The device uses normal Cortex-M reset, no special handling necessary, like described here.
