Difference between revisions of "ArteryTek AT32F42x"
(→Example Application) |
|||
| Line 24: | Line 24: | ||
==Example Application== |
==Example Application== |
||
*[[Artery_AT-START-F425#Example_Project | Artery AT-START-F425]] |
*[[Artery_AT-START-F425#Example_Project | Artery AT-START-F425]] |
||
| − | *[[Artery_AT-START-F437#Example_Project | Artery AT-START-F437]] |
||
Revision as of 18:42, 22 January 2024
Artery AT32F42x are Cortex-M4 based MCUs
Contents
Flash Banks
Internal Flash
| Flash Bank | Base address | Size | J-Link Support |
|---|---|---|---|
| Internal flash | 0x08000000 | Up to 64 KB | 
|
Watchdog Handling
- The watchdog is fed during flash programming.
Device Specific Handling
Reset
- The device uses normal Cortex-M reset, no special handling necessary, like described here.
Evaluation Boards
