Difference between revisions of "ArteryTek AT32F42x"

From SEGGER Wiki
Jump to: navigation, search
(Example Application)
Line 20: Line 20:
 
==Evaluation Boards==
 
==Evaluation Boards==
 
*[[Artery_AT-START-F421|Artery AT-START-F421]]
 
*[[Artery_AT-START-F421|Artery AT-START-F421]]
  +
*[[Artery_AT-START-F423|Artery AT-START-F423]]
 
*[[Artery_AT-START-F425|Artery AT-START-F425]]
 
*[[Artery_AT-START-F425|Artery AT-START-F425]]
   
 
==Example Application==
 
==Example Application==
 
*[[Artery_AT-START-F421#Example_Project | Artery AT-START-F421]]
 
*[[Artery_AT-START-F421#Example_Project | Artery AT-START-F421]]
  +
*[[Artery_AT-START-F423#Example_Project | Artery AT-START-F423]]
 
*[[Artery_AT-START-F425#Example_Project | Artery AT-START-F425]]
 
*[[Artery_AT-START-F425#Example_Project | Artery AT-START-F425]]

Revision as of 10:38, 23 January 2024

Artery AT32F42x are Cortex-M4 based MCUs

Flash Banks

Internal Flash

Flash Bank Base address Size J-Link Support
Internal flash 0x08000000 Up to 64 KB YES.png

Watchdog Handling

  • The watchdog is fed during flash programming.

Device Specific Handling

Reset

  • The device uses normal Cortex-M reset, no special handling necessary, like described here.

Evaluation Boards

Example Application