Difference between revisions of "Cmsemicon CM32H6157"

From SEGGER Wiki
Jump to: navigation, search
(Internal Flash)
 
(6 intermediate revisions by the same user not shown)
Line 8: Line 8:
 
! Flash Bank || Base address !! Size || J-Link Support
 
! Flash Bank || Base address !! Size || J-Link Support
 
|-
 
|-
| Main flash || 0x00000000 || 128 KB || style="text-align:center;"| {{YES}} / {{NO}}
+
| Main flash || 0x00000000 || 128 KB || style="text-align:center;"| {{YES}}
 
|-
 
|-
| Data flash || 0x00000000 || 2560 B || style="text-align:center;"| {{YES}} / {{NO}}
+
| Data flash || 0x00000000 || 2560 B || style="text-align:center;"| {{YES}}
 
|}
 
|}
  +
<br>
  +
{{Note|The option bytes are located in Main flash from 0x000000C0 to 0x000000C4.<br> Please ensure the correct settings.}}
   
 
==Watchdog Handling==
 
==Watchdog Handling==
Line 18: Line 20:
   
 
==Device Specific Handling==
 
==Device Specific Handling==
===Connect===
 
 
===Reset===
 
===Reset===
 
*The device uses normal Cortex-M reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_0:_Normal | here]].
 
*The device uses normal Cortex-M reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_0:_Normal | here]].

Latest revision as of 08:05, 11 March 2024

The Cmsemicon CM32H6157 are are 32-bit general-purpose microcontrollers based on the Arm® Cortex®-M0 processor.

Flash Banks

Internal Flash

Flash Bank Base address Size J-Link Support
Main flash 0x00000000 128 KB YES.png
Data flash 0x00000000 2560 B YES.png


Note:
The option bytes are located in Main flash from 0x000000C0 to 0x000000C4.
Please ensure the correct settings.

Watchdog Handling

  • The device has a watchdog.
  • The watchdog is fed during flash programming.

Device Specific Handling

Reset

  • The device uses normal Cortex-M reset, no special handling necessary, like described here.