Difference between revisions of "Codasip L31"
(Created page with "The Codasip L31 is a 32-bit (RV32) core, designed by [https://codasip.com/products/codasip-risc-v-processors/ Codasip]. It is available in 2 variants: * L31 (no FPU) * L31F (i...") |
|||
(One intermediate revision by one other user not shown) | |||
Line 1: | Line 1: | ||
+ | [[Category:Device families]] |
||
The Codasip L31 is a 32-bit (RV32) core, designed by [https://codasip.com/products/codasip-risc-v-processors/ Codasip]. It is available in 2 variants: |
The Codasip L31 is a 32-bit (RV32) core, designed by [https://codasip.com/products/codasip-risc-v-processors/ Codasip]. It is available in 2 variants: |
||
* L31 (no FPU) |
* L31 (no FPU) |
||
Line 6: | Line 7: | ||
= Minimum required J-Link software version = |
= Minimum required J-Link software version = |
||
− | The L31 / L31F device selection is supported since V7. |
+ | The L31 / L31F device selection is supported since V7.82b of the [https://www.segger.com/downloads/jlink/#J-LinkSoftwareAndDocumentationPack J-Link software]. |
= RTT support = |
= RTT support = |
Latest revision as of 11:08, 16 May 2024
The Codasip L31 is a 32-bit (RV32) core, designed by Codasip. It is available in 2 variants:
- L31 (no FPU)
- L31F (incl. FPU)
Minimum required J-Link software version
The L31 / L31F device selection is supported since V7.82b of the J-Link software.
RTT support
- RTT is automatically supported by J-Link if the core supports system bus access (SBA)
- As SBA is a configuration option of the core, the configuration option must be chosen to have RTT support
HSS support
See RTT.