Difference between revisions of "ESWIN ECR2560"

From SEGGER Wiki
Jump to: navigation, search
(Created page with "The '''ESWIN EMU32Vl170''' are 32-bit microcontrollers based on RISC-V architecture with RV32EC instruction set. __TOC__ ==Flash Banks== ===Internal Flash=== {| class="segger...")
 
(4 intermediate revisions by one other user not shown)
Line 1: Line 1:
The '''ESWIN EMU32Vl170''' are 32-bit microcontrollers based on RISC-V architecture with RV32EC instruction set.
+
The '''ESWIN ECR2560''' are 32-bit microcontrollers based on RISC-V core with radio.
 
__TOC__
 
__TOC__
   
Line 8: Line 8:
 
! Flash Bank || Base address !! Size || J-Link Support
 
! Flash Bank || Base address !! Size || J-Link Support
 
|-
 
|-
| Internal Flash || 0x25000000 || 128 KB || style="text-align:center;"| {{YES}}
+
| Internal Flash || 0x40400000 || 256 KB || style="text-align:center;"| {{YES}}
 
|}
 
|}
   
 
==Watchdog Handling==
 
==Watchdog Handling==
  +
*A watchdog is not fed during flash programming.
*The device has a watchdog WDT.
 
*The watchdog is fed during flash programming.
 
   
 
==Device Specific Handling==
 
==Device Specific Handling==
Line 20: Line 19:
   
 
==Evaluation Boards==
 
==Evaluation Boards==
  +
*ESWIN ECR2560 FULLMASK 40PIN EVK evaluation board: [[ESWIN ECR2560 FULLMASK 40PIN EVK]]
*ESWINEMU32VL170 TEST BRD evaluation board: http://wiki.segger.com/ESWIN_EMU32VL170_TEST_BRD
 
   
 
==Example Application==
 
==Example Application==
*ESWINEMU32VL170 TEST BRD evaluation board: http://wiki.segger.com/ESWIN_EMU32VL170_TEST_BRD#Example_Project
+
*ESWIN ECR2560 FULLMASK 40PIN EVK evaluation board: [[ESWIN ECR2560 FULLMASK 40PIN EVK#Example_Project]]

Revision as of 11:18, 10 October 2023

The ESWIN ECR2560 are 32-bit microcontrollers based on RISC-V core with radio.

Flash Banks

Internal Flash

Flash Bank Base address Size J-Link Support
Internal Flash 0x40400000 256 KB YES.png

Watchdog Handling

  • A watchdog is not fed during flash programming.

Device Specific Handling

Reset

  • The devices uses normal RISC-V reset, no special handling necessary, like described here.

Evaluation Boards

Example Application