Difference between revisions of "GD32VF103"
(Created page with "__TOC__ The Gigadevice GD32VF1xx series is the first member of the Gigadevice target that incorporates a RISC-V architecture chip. = Available eval boards = The following ev...") |
m |
||
(7 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
__TOC__ |
__TOC__ |
||
− | The |
+ | The GigaDevice GD32VF103 series is the first member of the GigaDevice [[GD32V]] RISC-V MCU family. |
+ | |||
+ | == Available eval boards == |
||
+ | The following eval boards that are based on the GD32VF1xx are available: |
||
+ | * GD32VF103V-EVAL Rev 1 |
||
+ | * [https://wiki.segger.com/SiPeed_Longan_Nano SiPeed Longan Nano] |
||
+ | |||
+ | == Reset == |
||
+ | On the Gigadevice GD32VF1 series devices, the ndmreset bit of the RISC-V debug interface does not reset the peripherals. |
||
+ | It is not clear if it resets the core reliably as well. Therefore, if a GD32VF1 series device is selected, J-Link by default uses the reset pin to reset the chip. |
||
− | = Available eval boards = |
||
− | The following eval boards that are based on the FE310 are available: |
||
− | * Boardlink |
||
<references/> |
<references/> |
Latest revision as of 17:15, 7 December 2023
Contents
The GigaDevice GD32VF103 series is the first member of the GigaDevice GD32V RISC-V MCU family.
Available eval boards
The following eval boards that are based on the GD32VF1xx are available:
- GD32VF103V-EVAL Rev 1
- SiPeed Longan Nano
Reset
On the Gigadevice GD32VF1 series devices, the ndmreset bit of the RISC-V debug interface does not reset the peripherals. It is not clear if it resets the core reliably as well. Therefore, if a GD32VF1 series device is selected, J-Link by default uses the reset pin to reset the chip.