Difference between revisions of "Geehy APM32F4xx"
SebastianB (talk | contribs) (Created page with "__TOC__ The Geehy (Previously APEXMIC) APM32F4xx are Cortex-M4 based MCUs. ==Internal Flash== ===Supported Regions=== The internal flash is divided into 3 different regions:<b...") |
SebastianB (talk | contribs) |
||
| Line 8: | Line 8: | ||
*Reserved by OTP area (0x1FFF7800 - 0x1FFF7A0F) |
*Reserved by OTP area (0x1FFF7800 - 0x1FFF7A0F) |
||
*Reserved by option bytes (0x1FFFC000 - 0x1FFFC00F) |
*Reserved by option bytes (0x1FFFC000 - 0x1FFFC00F) |
||
| − | For now, the J-Link supports the main storage |
+ | For now, the J-Link only supports the main storage space. |
==Evaluation Boards== |
==Evaluation Boards== |
||
Revision as of 16:41, 28 July 2022
The Geehy (Previously APEXMIC) APM32F4xx are Cortex-M4 based MCUs.
Internal Flash
Supported Regions
The internal flash is divided into 3 different regions:
- Reserved by main storage (0x08000000 - 0x080FFFFF)
- Reserved by bootloader (0x1FFF0000 - 0x1FFF77FF)
- Reserved by OTP area (0x1FFF7800 - 0x1FFF7A0F)
- Reserved by option bytes (0x1FFFC000 - 0x1FFFC00F)
For now, the J-Link only supports the main storage space.
Evaluation Boards
- Geehy APM32F407VGT6 evaluation board: https://wiki.segger.com/Geehy_APM32F407VGT6
Example Application
- Geehy APM32F407VGT6 evaluation board: https://wiki.segger.com/Geehy_APM32F407VGT6#Example_Project
