Difference between revisions of "GigaDevice GD32F303B-START"
(→Preparing for J-Link) |
|||
| Line 5: | Line 5: | ||
== Preparing for J-Link == |
== Preparing for J-Link == |
||
| − | *Connect the J-Link to ...... |
||
*Connect the J-Link to this pins: |
*Connect the J-Link to this pins: |
||
{| class="seggertable" |
{| class="seggertable" |
||
| Line 11: | Line 10: | ||
! J-Link Pin || Connector !! Pin || Name |
! J-Link Pin || Connector !! Pin || Name |
||
|- |
|- |
||
| − | | VTref || || || |
+ | | VTref || JP3 || 1 || +V |
|- |
|- |
||
| − | | GND || || || |
+ | | GND || JP3 || 4 || G |
|- |
|- |
||
| − | | |
+ | | TMS/SWDIO || JP3 || 2 || IO |
|- |
|- |
||
| − | | |
+ | | TCK/SWCLK || JP3 || 3 || CK |
| − | |- |
||
| − | | TMS/SWDIO || || || |
||
| − | |- |
||
| − | | TCK/SWCLK || || || |
||
| − | |- |
||
| − | | RTCK || || || |
||
| − | |- |
||
| − | | TDO/SWO || || || |
||
| − | |- |
||
| − | | RESET || || || |
||
| − | |- |
||
| − | | DBGRQ || || || |
||
| − | |- |
||
| − | | 5V-Supply || || || |
||
| − | |||
|} |
|} |
||
| − | *Power the board via |
+ | *Power the board via CN100. |
* Verify the Connection with e.g. [https://wiki.segger.com/J-Link_cannot_connect_to_the_CPU#Verify_functionality_using_J-Link_Commander J-Link Commander]. The output should look as follows: |
* Verify the Connection with e.g. [https://wiki.segger.com/J-Link_cannot_connect_to_the_CPU#Verify_functionality_using_J-Link_Commander J-Link Commander]. The output should look as follows: |
||
'''[PICTURE OF CONNECT]''' |
'''[PICTURE OF CONNECT]''' |
||
Revision as of 14:46, 27 February 2024
This article describes specifics for the GigaDevice GD32F303B-START evaluation board.
Preparing for J-Link
- Connect the J-Link to this pins:
| J-Link Pin | Connector | Pin | Name |
|---|---|---|---|
| VTref | JP3 | 1 | +V |
| GND | JP3 | 4 | G |
| TMS/SWDIO | JP3 | 2 | IO |
| TCK/SWCLK | JP3 | 3 | CK |
- Power the board via CN100.
- Verify the Connection with e.g. J-Link Commander. The output should look as follows:
[PICTURE OF CONNECT]
Example Project
The following example project was created with the SEGGER Embedded Studio project wizard and runs out-of-the-box on the [SiliconVendor] [EvalBoardName].
It is a simple Hello World sample linked into the internal flash.
SETUP
- J-Link software: V7.xx
- Embedded Studio: V7.20
- Hardware: [SiliconVendor] [EvalBoardName]
- Link: File:VENDOR DEVICENAME TestProject ES V452b.zip
