Difference between revisions of "GigaDevice GD32F4"

From SEGGER Wiki
Jump to: navigation, search
(Created page with "The GigaDevice GD32F4 series are 32-bit general-purpose microcontrollers based on the ARM Cortex-M4 processor. __TOC__ ==Flash Banks== ===Internal Flash=== {| class="seggert...")
 
(→‎Internal Flash)
 
(6 intermediate revisions by the same user not shown)
Line 8: Line 8:
 
! Flash Bank || Base address !! Size || J-Link Support
  
! Flash Bank || Base address !! Size || J-Link Support
 
|-
  
|-
−
| Main flash || 0x08000000 || Up to 256 KB || style="text-align:center;"| {{YES}}
+
| Main flash || 0x08000000 || Up to 3072 KB || style="text-align:center;"| {{YES}}
 
|-
  
|-
−
| Option Bytes || 0x1FFFF800 || 16 B || style="text-align:center;"| {{YES}}
+
| OTP Block || 0x1FFF0000 || 528 B || style="text-align:center;"| {{NO}}
  +
|-
  +
| Option Bytes 0 (GD32F403 only) || 0x1FFFE000 || 16 B || style="text-align:center;"| {{YES}}
  +
|-
  +
| Option Bytes Bank 0<br>(GD32F4xx except GD32F403) || 0x1FFFC000 || 16 B || style="text-align:center;"| {{NO}}
  +
|-
  +
| Option Bytes Bank 1 || 0x1FFEC000 || 16 B || style="text-align:center;"| {{NO}}
  +
 
|}
  
|}
   
Line 19: Line 26:
 
==Device Specific Handling==
  
==Device Specific Handling==
 
===Connect===
  
===Connect===
−
*On Connect, protection level is checked. For further information regarding this, please click [[GigaDevice_GD32| here]].
 +
*On Connect, protection level is checked. For further information regarding this, please click [[GigaDevice_GD32| here]].<br>
  +
Currently only GD32F403 is supported.
   
 
===Reset===
  
===Reset===
Line 25: Line 33:
   
 
==Evaluation Boards==
  
==Evaluation Boards==
−
*[[GigaDevice_GD32303C-START | GigaDevice GD32303C-START]]
+
*[[GigaDevice_GD32403V-START | GigaDevice GD32403V-START]]
−
*[[GigaDevice_GD32303E-EVAL | GigaDevice GD32303E-EVAL]]
 +
*[[GigaDevice_GD32407H-START | GigaDevice GD32407H-START]]
−
*[[GigaDevice_GD32305R-START | GigaDevice GD32305R-START]]
 +
*[[GigaDevice_GD32407V-START | GigaDevice GD32407V-START]]
−
*[[GigaDevice_GD32307C-EVAL | GigaDevice GD32307C-EVAL]]
 +
*[[GigaDevice_GD32450I-EVAL | GigaDevice GD32450I-EVAL]]
−
*[[GigaDevice_GD32307C-EVAL | GigaDevice GD32307C-EVAL]]
 +
*[[GigaDevice_GD32450Z-EVAL | GigaDevice GD32450Z-EVAL]]
−
*[[GigaDevice_GD32330C-START | GigaDevice GD32330C-START]]
 +
*[[GigaDevice_GD32F427V-START | GigaDevice GD32F427V-START]]
−
*[[GigaDevice_GD32330C-START | GigaDevice GD32330C-START]]
 +
*[[GigaDevice_GD32F470Z-EVAL | GigaDevice GD32F470Z-EVAL]]
−
*[[GigaDevice_GD32350C-START | GigaDevice GD32350C-START]]
  
−
*[[GigaDevice_GD32350C-START | GigaDevice GD32350C-START]]
  
−
*[[GigaDevice_GD32350R-EVAL | GigaDevice GD32350R-EVAL]]
  
−
*[[GigaDevice_GD32F303B-START |GigaDevice GD32F303B-START]]
  
−
*[[GigaDevice_GD32F310C-EVAL | GigaDevice GD32F310C-EVAL]]
 
−
*[[GigaDevice_GD32F310F-START |GigaDevice GD32F310F-START]]
  
   
 
==Example Application==
  
==Example Application==
−
*[[GigaDevice_GD32303C-START#Example_Project | GigaDevice GD32303C-START]]
+
*[[GigaDevice_GD32403V-START#Example_Project | GigaDevice GD32403V-START]]
−
*[[GigaDevice_GD32303E-EVAL#Example_Project | GigaDevice GD32303E-EVAL]]
 +
*[[GigaDevice_GD32407H-START#Example_Project | GigaDevice GD32407H-START]]
−
*[[GigaDevice_GD32305R-START#Example_Project | GigaDevice GD32305R-START]]
 +
*[[GigaDevice_GD32407V-START#Example_Project | GigaDevice GD32407V-START]]
−
*[[GigaDevice_GD32307C-EVAL#Example_Project | GigaDevice GD32307C-EVAL]]
 +
*[[GigaDevice_GD32450I-EVAL#Example_Project | GigaDevice GD32450I-EVAL]]
−
*[[GigaDevice_GD32307C-EVAL#Example_Project | GigaDevice GD32307C-EVAL]]
 +
*[[GigaDevice_GD32450Z-EVAL#Example_Project | GigaDevice GD32450Z-EVAL]]
−
*[[GigaDevice_GD32330C-START#Example_Project | GigaDevice GD32330C-START]]
 +
*[[GigaDevice_GD32F427V-START#Example_Project | GigaDevice GD32F427V-START]]
−
*[[GigaDevice_GD32330C-START#Example_Project | GigaDevice GD32330C-START]]
 +
*[[GigaDevice_GD32F470Z-EVAL#Example_Project | GigaDevice GD32F470Z-EVAL]]
−
*[[GigaDevice_GD32350C-START#Example_Project | GigaDevice GD32350C-START]]
  
−
*[[GigaDevice_GD32350C-START#Example_Project | GigaDevice GD32350C-START]]
  
−
*[[GigaDevice_GD32350R-EVAL#Example_Project | GigaDevice GD32350R-EVAL]]
  
−
*[[GigaDevice_GD32F303B-START#Example_Project |GigaDevice GD32F303B-START]]
  
−
*[[GigaDevice_GD32F310C-EVAL#Example_Project | GigaDevice GD32F310C-EVAL]]
 
−
*[[GigaDevice_GD32F310F-START#Example_Project |GigaDevice GD32F310F-START]]
  

Latest revision as of 09:27, 25 April 2024

The GigaDevice GD32F4 series are 32-bit general-purpose microcontrollers based on the ARM Cortex-M4 processor.

Flash Banks

Internal Flash

Flash Bank Base address Size J-Link Support
Main flash 0x08000000 Up to 3072 KB YES.png
OTP Block 0x1FFF0000 528 B NO.png
Option Bytes 0 (GD32F403 only) 0x1FFFE000 16 B YES.png
Option Bytes Bank 0
(GD32F4xx except GD32F403)		 0x1FFFC000 16 B NO.png
Option Bytes Bank 1 0x1FFEC000 16 B NO.png

Watchdog Handling

  • The device does have 2 watchdogs, FWDGT and WWDGT.
  • The WWDGT watchdog is fed during flash programming.

Device Specific Handling

Connect

  • On Connect, protection level is checked. For further information regarding this, please click here.

Currently only GD32F403 is supported.

Reset

  • The device uses normal Cortex-M reset, no special handling necessary, like described here.

Evaluation Boards

Example Application

Retrieved from "https://wiki.segger.com/index.php?title=GigaDevice_GD32F4&oldid=18832"