Difference between revisions of "GigaDevice GD32W515"

From SEGGER Wiki
Jump to: navigation, search
(Created page with "The GigaDevice GD32W515 series are 32-bit general-purpose microcontrollers based on the ARM Cortex-M33 processor. __TOC__ ==Flash Banks== ===Internal Flash=== {| class="segg...")
 
(Watchdog Handling)
(One intermediate revision by the same user not shown)
Line 11: Line 11:
 
|-
 
|-
 
| Main flash(S) || 0x0C000000 || Up to 2 MB || style="text-align:center;"| {{YES}}
 
| Main flash(S) || 0x0C000000 || Up to 2 MB || style="text-align:center;"| {{YES}}
  +
|-
 
  +
| QSPI flash(NS) || 0x90000000 || Up to 32 MB || style="text-align:center;"| {{NO}}
 
|}
 
|}
   
 
==Watchdog Handling==
 
==Watchdog Handling==
 
*The device does have 2 watchdogs, FWDGT and WWDGT.
 
*The device does have 2 watchdogs, FWDGT and WWDGT.
*The WWDGT watchdog is fed during flash programming.
+
*Both watchdogs are fed during flash programming.
   
 
==Device Specific Handling==
 
==Device Specific Handling==

Revision as of 15:34, 7 May 2024

The GigaDevice GD32W515 series are 32-bit general-purpose microcontrollers based on the ARM Cortex-M33 processor.

Flash Banks

Internal Flash

Flash Bank Base address Size J-Link Support
Main flash(NS) 0x08000000 Up to 2 MB YES.png
Main flash(S) 0x0C000000 Up to 2 MB YES.png
QSPI flash(NS) 0x90000000 Up to 32 MB NO.png

Watchdog Handling

  • The device does have 2 watchdogs, FWDGT and WWDGT.
  • Both watchdogs are fed during flash programming.

Device Specific Handling

Connect

  • On Connect, protection level is checked. For further information regarding this, please click here.

Reset

  • The device uses normal Cortex-M reset, no special handling necessary, like described here.

Evaluation Boards

Example Application