Difference between revisions of "Infineon CYT4BF"
m (Matthias moved page Cypress CYT4BF to Infineon CYT4BF: Cypress is now Infineon) |
(→Flash memory layout) |
||
Line 1: | Line 1: | ||
'''CYT4BF (TVII-B-H-8M)''' is a subfamily of [[Infineon Traveo II device family | Traveo II]] microcontrollers containing a Cortex M7 and Cortex M0+ CPU. |
'''CYT4BF (TVII-B-H-8M)''' is a subfamily of [[Infineon Traveo II device family | Traveo II]] microcontrollers containing a Cortex M7 and Cortex M0+ CPU. |
||
+ | == SRAM == |
||
+ | The CYT4BF family features 512 KB + 2 x 256 KB = 1024 KB of SRAM located at 0x28000000. The first 2 KB are reserved for internal usage and may not be used. |
||
== Flash memory layout == |
== Flash memory layout == |
||
Revision as of 16:59, 14 February 2022
CYT4BF (TVII-B-H-8M) is a subfamily of Traveo II microcontrollers containing a Cortex M7 and Cortex M0+ CPU.
SRAM
The CYT4BF family features 512 KB + 2 x 256 KB = 1024 KB of SRAM located at 0x28000000. The first 2 KB are reserved for internal usage and may not be used.
Flash memory layout
The CYT4BF series devices have 8384 KiB Code flash and a 256 KiB Work flash. Both flashes are split in an area of large sectors and an area of small sectors.
Flash | Start adress | End adress | Sector size | Sector count | Total size |
---|---|---|---|---|---|
Code flash large area | 0x10000000 | 0x107EFFFF | 32 KiB | 254 | 8128 KiB |
Code flash small area | 0x107F0000 | 0x1082FFFF | 8 KiB | 32 | 256 KiB |
Work flash large area | 0x14000000 | 0x1402FFFF | 2 KiB | 96 | 192 KiB |
Work flash small area | 0x14030000 | 0x1403FFFF | 128 B | 512 | 64 KiB |