Difference between revisions of "J-Link-OB-STM32F072-Qorvo"

From SEGGER Wiki
Jump to: navigation, search
(→‎Interface speeds)
(→‎Hardware Features)
Line 4: Line 4:
   
 
== Hardware Features ==
  
== Hardware Features ==
  +
 
{| class="seggertable"
  
{| class="seggertable"
 
|-
  
|-
−
! Feature !! Supported
 +
! Feature !! Supported
 
|-
  
|-
−
|| WinUSB ||style="text-align:center;"| {{YES}}
 +
|| USB 2.0 Full Speed ||style="text-align:center;"| {{YES}}
 
|-
  
|-
−
|| JTAG interface ||style="text-align:center;"| {{NO}}
 +
|| USB 2.0 Hi-Speed ||style="text-align:center;"| {{NO}}
 
|-
  
|-
−
|| SWD interface ||style="text-align:center;"| {{YES}}
 +
|| JTAG interface ||style="text-align:center;"| {{NO}}
 
|-
  
|-
−
|| SWO interface ||style="text-align:center;"| {{NO}}
 +
|| cJTAG interface ||style="text-align:center;"| {{NO}}
 
|-
  
|-
−
|| VCOM ||style="text-align:center;"| {{YES}}
 +
|| cJTAG interface without/buggy KEEPER logic ||style="text-align:center;"| {{NO}}
 
|-
  
|-
  +
|| SWD interface ||style="text-align:center;"| {{YES}}
  +
|-
  +
|| SWO interface ||style="text-align:center;"| {{NO}}
  +
|-
  +
|| SPI interface ||style="text-align:center;"| {{NO}}
  +
|-
  +
|| QSPI interface ||style="text-align:center;"| {{NO}}
  +
|-
  +
|| Microchip ICSP interface ||style="text-align:center;"| {{NO}}
  +
|-
  +
|| Renesas FINE interface ||style="text-align:center;"| {{NO}}
  +
|-
  +
|| SiLabs C2 2-wire interface ||style="text-align:center;"| {{NO}}
  +
|-
  +
|| ETB Trace ARM7/9 ||style="text-align:center;"| {{NO}}
  +
|-
  +
|| ETB Trace Cortex-M ||style="text-align:center;"| {{YES}}
  +
|-
  +
|| ETB Trace Cortex-A/R ||style="text-align:center;"| {{NO}}
  +
|-
  +
|| ETM Trace Cortex-M ||style="text-align:center;"| {{NO}}
  +
|-
  +
|| VCOM ||style="text-align:center;"| {{YES}}
  +
|-
  +
|| Memory Stop mode support ||style="text-align:center;"| {{YES}}
  +
|-
  +
|| Cortex-M Monitor Mode debugging ||style="text-align:center;"| {{NO}}
  +
|-
  +
|| SWD Multi-Drop ||style="text-align:center;"| {{YES}}
  +
|-
  +
|| CMSIS-DAP mode ||style="text-align:center;"| {{NO}}
 
|}
  
|}
   

Revision as of 12:57, 4 October 2023

This page contains the general specifications as well as an overview of supported soft- and hardware features of the SEGGER J-Link OB-STM32F072-Qorvo.

Hardware Features

Feature Supported
USB 2.0 Full Speed YES.png
USB 2.0 Hi-Speed NO.png
JTAG interface NO.png
cJTAG interface NO.png
cJTAG interface without/buggy KEEPER logic NO.png
SWD interface YES.png
SWO interface NO.png
SPI interface NO.png
QSPI interface NO.png
Microchip ICSP interface NO.png
Renesas FINE interface NO.png
SiLabs C2 2-wire interface NO.png
ETB Trace ARM7/9 NO.png
ETB Trace Cortex-M YES.png
ETB Trace Cortex-A/R NO.png
ETM Trace Cortex-M NO.png
VCOM YES.png
Memory Stop mode support YES.png
Cortex-M Monitor Mode debugging NO.png
SWD Multi-Drop YES.png
CMSIS-DAP mode NO.png

Interface speeds

Interface Max. speed
VCOM 1 MBd
Retrieved from "https://wiki.segger.com/index.php?title=J-Link-OB-STM32F072-Qorvo&oldid=16458"