Difference between revisions of "MindMotion MM32F5"
| Line 3: | Line 3: | ||
L1 ICache, DCache, instruction tightly coupled memory ITCM and data tightly coupled memory DTCM,<br> |
L1 ICache, DCache, instruction tightly coupled memory ITCM and data tightly coupled memory DTCM,<br> |
||
with high performance and low power consumption.<br> |
with high performance and low power consumption.<br> |
||
| + | |||
| − | ==Internal Flash== |
||
| + | ==Supported Flash Banks== |
||
| − | 256 Kb (MM32F5270 and MM32F5280) |
||
| − | == |
+ | ===Internal Flash=== |
| + | {| class="seggertable" |
||
| − | Up to 256Mb external QSPI Flash (MM32F5270)<br> |
||
| + | |- |
||
| − | Up to 2048Kb internal QSPI Flash (MM32F5280) |
||
| + | ! StartAddr !! Size |
||
| − | ===Supported Regions=== |
||
| + | |- |
||
| − | Internal Flash 0x0800 0000 - 0x0803 FFFF<br> |
||
| + | | 0x08000000 || Up to 256 KB |
||
| + | |} |
||
| + | ===QSPI flash (in package)=== |
||
| + | {| class="seggertable" |
||
| + | |- |
||
| + | ! StartAddr !! Size |
||
| + | |- |
||
| + | | 0x90000000 || Up to XXX MB |
||
| + | |} |
||
| + | |||
| + | *** Additional information *** |
||
External QSPI Flash starting at 0x9000 0000 (End is defined by QSPI flash Size)<br> |
External QSPI Flash starting at 0x9000 0000 (End is defined by QSPI flash Size)<br> |
||
For now, the J-Link supports only this sections and MM32F5270 Family.<br> |
For now, the J-Link supports only this sections and MM32F5270 Family.<br> |
||
Revision as of 15:06, 4 November 2022
Contents
The Mindmotion MM32F5270 and MM32F5280 microcontroller is based on ARM®STAR-MC1 processor. Built-in
L1 ICache, DCache, instruction tightly coupled memory ITCM and data tightly coupled memory DTCM,
with high performance and low power consumption.
Supported Flash Banks
Internal Flash
| StartAddr | Size |
|---|---|
| 0x08000000 | Up to 256 KB |
QSPI flash (in package)
| StartAddr | Size |
|---|---|
| 0x90000000 | Up to XXX MB |
*** Additional information ***
External QSPI Flash starting at 0x9000 0000 (End is defined by QSPI flash Size)
For now, the J-Link supports only this sections and MM32F5270 Family.
Pay attention, for debug an flash program support maximum CPU Frequency is 96 MHz.
Reset
The device uses normal reset, no special handling necessary.
Evaluation Boards
- Mindmotion PLUS5270 MM32F5270 evaluation board: https://wiki.segger.com/Mindmotion_PLUS5270_MM32F5270
Example Application
- Mindmotion PLUS5270 MM32F5270 evaluation board: https://wiki.segger.com/Mindmotion_PLUS5270_MM32F5270#Example_Project
