Difference between revisions of "MindMotion MM32F5"

From SEGGER Wiki
Jump to: navigation, search
(Created page with "__TOC__ The Mindmotion MM32F5270 and MM32F5280 microcontroller is based on ARM®STAR-MC1 processor. Built-in <br> L1 ICache, DCache, instruction tightly coupled memory ITCM an...")
 
(→‎Example Application)
 
(33 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
__TOC__
  
__TOC__
−
The Mindmotion MM32F5270 and MM32F5280 microcontroller is based on ARM®STAR-MC1 processor. Built-in <br>
 +
The Mindmotion MM32F5 series microcontrollers are based on ARM®STAR-MC1 processor. Built-in <br>
 
L1 ICache, DCache, instruction tightly coupled memory ITCM and data tightly coupled memory DTCM,<br>
 
L1 ICache, DCache, instruction tightly coupled memory ITCM and data tightly coupled memory DTCM,<br>
 
with high performance and low power consumption.<br>
  
with high performance and low power consumption.<br>
  +
−
==Internal Flash==
  
  +
==Supported Flash Banks==
−
256 Kb (MM32F5270 and MM32F5280)
  
−
==QSPI Flash==
 +
===Internal Flash===
  +
{| class="seggertable"
−
Up to 256Mb external QSPI Flash (MM32F5270)<br>
  
  +
|-
−
Up to 2048Kb Kbyte internal QSPI Flash (MM32F5280)
  
  +
! Device || StartAddr !! Size || J-Link Support
−
===Supported Regions===
  
  +
|-
−
The internal flash is divided into 3 different regions:<br>
  
  +
| MM32F5233 ||0x08000000 || 128 KB || {{YES}}
−
*Reserved by flash controller (0x9F000 - 0x9FFFF)
  
  +
|-
−
*Reserved by boot code (0x9DE00 - 0x9EFFF)
  
  +
| MM32F5333 ||0x08000000 || 128 KB || {{YES}}
−
*Application space (0x00000 - 0x9DDFF for JN5189; 0x00000 - 0x50000 for JN5188)
  
  +
|-
−
For now, the J-Link supports the application space, only.
  
  +
| MM32F5277 ||0x08000000 || 256 KB || {{YES}}
−
===Vector Table Remap===
  
  +
|-
−
The first 512 bytes of the device (0x0000 - 0x01FF) can be mapped to flash, ROM or RAM. When using the J-Link flashloader, this region is mapped to flash. This is done on purpose as the device does not provide a mirror address for the first 512 bytes of flash thus without remapping, the J-Link could not program the first 512 bytes.
  
  +
| MM32F5287 ||0x08000000 || 256 KB || {{YES}}
−
===ECC flash===
  
  +
|}
−
The flash seems to be ECC protected. Read fails for sectors with invalid ECC (e.g. erased sectors). In order to prevent errors when reading empty sectors, the DLL do neither perform a blank check nor a compare of the flash content before programming.
  
  +
  +
===QSPI flash ===
  +
{| class="seggertable"
  +
|-
  +
! Device || StartAddr !! Size || J-Link Support
  +
|-
  +
| MM32F5277 ||0x90000000 || External, up to 256MB || {{YES}}
  +
|-
  +
| MM32F5287 ||0x90000000 || In package, 1024/2048KB || {{YES}}
  +
|}
  +
  +
===Option Byte ===
  +
{| class="seggertable"
  +
|-
  +
! Device || StartAddr !! Size || J-Link Support
  +
|-
  +
| MM32F5233 ||0x1FFFF800 ||512 Byte || {{YES}}
  +
|-
  +
| MM32F5333 ||0x1FFFF800 ||512 Byte || {{YES}}
  +
|-
  +
| MM32F5277 ||0x1FFFF800 ||512 Byte || {{YES}}
  +
|-
  +
| MM32F5287 ||0x1FFFF800 ||512 Byte || {{YES}}
  +
|}
  +
  +
*** Additional information ***
  +
* Pay attention, for debug and flash program supported maximum CPU Frequency is 96 MHz.
  +
* After erasing the option byte on MM32F5233 devices, the correct boot address has to be programmed at BOOT_ADDR.
  +
 
==Reset==
  
==Reset==
 
The device uses normal reset, no special handling necessary.
  
The device uses normal reset, no special handling necessary.
  +
  +
==Minimum requirements==
  +
* J-Link software V7.92e or later
  +
 
==Evaluation Boards==
  
==Evaluation Boards==
−
*#### evaluation board: https://wiki.segger.com/####
 +
*MindMotion PLUS5270 MM32F5270 evaluation board: https://wiki.segger.com/Mindmotion_PLUS5270_MM32F5270
  +
*MindMotion BIRD-F3/F5 MM32F5287 evaluation board: https://wiki.segger.com/Mindmotion_BIRD-F3F5_MM32F5287
  +
*MindMotion Mini-F5233-MM32F5233D7P evaluation board: https://wiki.segger.com/Mindmotion_Mini-F5233-MM32F5233D7P
  +
*MindMotion MB-083 Mini-F5333 evaluation board: https://wiki.segger.com/MindMotion_MB-083-Mini-F5333
   
 
==Example Application==
  
==Example Application==
−
*##### evaluation board: https://wiki.segger.com/######Example_Project
 +
*MindMotion PLUS5270 MM32F5270 evaluation board: https://wiki.segger.com/Mindmotion_PLUS5270_MM32F5270#Example_Project
  +
*MindMotion BIRD-F3/F5 MM32F5287 evaluation board: https://wiki.segger.com/Mindmotion_BIRD-F3F5_MM32F5287#Example_Project
  +
*MindMotion Mini-F5233-MM32F5233D7P evaluation board: https://wiki.segger.com/Mindmotion_Mini-F5233-MM32F5233D7P#Example_Project
  +
*MindMotion MB-083 Mini-F5333 evaluation board: https://wiki.segger.com/MindMotion_MB-083-Mini-F5333#Example_Project

Latest revision as of 13:33, 7 September 2023

The Mindmotion MM32F5 series microcontrollers are based on ARM®STAR-MC1 processor. Built-in
L1 ICache, DCache, instruction tightly coupled memory ITCM and data tightly coupled memory DTCM,
with high performance and low power consumption.

Supported Flash Banks

Internal Flash

Device StartAddr Size J-Link Support
MM32F5233 0x08000000 128 KB YES.png
MM32F5333 0x08000000 128 KB YES.png
MM32F5277 0x08000000 256 KB YES.png
MM32F5287 0x08000000 256 KB YES.png

QSPI flash

Device StartAddr Size J-Link Support
MM32F5277 0x90000000 External, up to 256MB YES.png
MM32F5287 0x90000000 In package, 1024/2048KB YES.png

Option Byte

Device StartAddr Size J-Link Support
MM32F5233 0x1FFFF800 512 Byte YES.png
MM32F5333 0x1FFFF800 512 Byte YES.png
MM32F5277 0x1FFFF800 512 Byte YES.png
MM32F5287 0x1FFFF800 512 Byte YES.png 
  *** Additional information ***
  • Pay attention, for debug and flash program supported maximum CPU Frequency is 96 MHz.
  • After erasing the option byte on MM32F5233 devices, the correct boot address has to be programmed at BOOT_ADDR.

Reset

The device uses normal reset, no special handling necessary.

Minimum requirements

  • J-Link software V7.92e or later

Evaluation Boards

Example Application

Retrieved from "https://wiki.segger.com/index.php?title=MindMotion_MM32F5&oldid=16222"