MindMotion MM32F5

From SEGGER Wiki
Revision as of 19:27, 3 November 2022 by Torben.scharping (talk | contribs) (Created page with "__TOC__ The Mindmotion MM32F5270 and MM32F5280 microcontroller is based on ARM®STAR-MC1 processor. Built-in <br> L1 ICache, DCache, instruction tightly coupled memory ITCM an...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

The Mindmotion MM32F5270 and MM32F5280 microcontroller is based on ARM®STAR-MC1 processor. Built-in
L1 ICache, DCache, instruction tightly coupled memory ITCM and data tightly coupled memory DTCM,
with high performance and low power consumption.

Internal Flash

256 Kb (MM32F5270 and MM32F5280)

QSPI Flash

Up to 256Mb external QSPI Flash (MM32F5270)
Up to 2048Kb Kbyte internal QSPI Flash (MM32F5280)

Supported Regions

The internal flash is divided into 3 different regions:

  • Reserved by flash controller (0x9F000 - 0x9FFFF)
  • Reserved by boot code (0x9DE00 - 0x9EFFF)
  • Application space (0x00000 - 0x9DDFF for JN5189; 0x00000 - 0x50000 for JN5188)

For now, the J-Link supports the application space, only.

Vector Table Remap

The first 512 bytes of the device (0x0000 - 0x01FF) can be mapped to flash, ROM or RAM. When using the J-Link flashloader, this region is mapped to flash. This is done on purpose as the device does not provide a mirror address for the first 512 bytes of flash thus without remapping, the J-Link could not program the first 512 bytes.

ECC flash

The flash seems to be ECC protected. Read fails for sectors with invalid ECC (e.g. erased sectors). In order to prevent errors when reading empty sectors, the DLL do neither perform a blank check nor a compare of the flash content before programming.

Reset

The device uses normal reset, no special handling necessary.

Evaluation Boards

Example Application