Difference between revisions of "NXP MCXA10"

From SEGGER Wiki
Jump to: navigation, search
(Created page with "The '''NXP MCXA1''' are [SHORT_DESCRIPTION] __TOC__ ==Flash Banks== ===Internal Flash=== {| class="seggertable" |- ! Flash Bank || Base address !! Size || J-Link Support |- |...")
 
Line 1: Line 1:
The '''NXP MCXA1''' are [SHORT_DESCRIPTION]
+
The '''NXP MCXA1''' are single core ARM Cortex-M33 microprocessors.
 
__TOC__
 
__TOC__
   

Revision as of 12:58, 10 January 2024

The NXP MCXA1 are single core ARM Cortex-M33 microprocessors.

Flash Banks

Internal Flash

Flash Bank Base address Size J-Link Support
Internal Flash 0x00000000 up to 128 KB YES.png

ECC Flash

  • Device has ECC Flash, but no special handling required.

ECC RAM

  • Device has 8KB ECC RAM named SRAM A0, can be used when LPCAC is switched off

Watchdog Handling

  • The device has 2 watchdogs WWDT and CDOG.
  • The watchdog WWDT is fed during flash programming.
  • No handling for CDOG implemented.

Device Specific Handling

Reset

  • The J-Link performs a device specific reset sequence. SRAM and Flash is set to RWX.

Attach

Attach is supported.

Evaluation Boards

Example Application