Difference between revisions of "NXP RW61x"
| Line 19: | Line 19: | ||
=Device Specific Handling== |
=Device Specific Handling== |
||
| + | |||
| − | ===Connect=== |
||
===Reset=== |
===Reset=== |
||
| + | *The device uses custom reset: Reset and Halt after Bootloader. |
||
| − | *The devices uses normal Cortex-M reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_0:_Normal | here]]. |
||
| − | *The devices uses Cortex-M Core reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_1:_Core | here]]. |
||
| − | *The devices uses Cortex-M Rest Pin, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_2:_ResetPin | here]]. |
||
| − | *The devices uses Cortex-A reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Strategies for Cortex-A devices | here]]. |
||
| − | *The devices uses Cortex-R reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Strategies for Cortex-R devices | here]]. |
||
| − | *The devices uses ARMv8-A reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Strategies for ARMv8-A devices | here]]. |
||
| − | *The devices uses ARMv8-R reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Strategies for ARMv8-R devices | here]]. |
||
| − | *The device uses custom reset:..... |
||
| − | ==Limitations== |
||
| − | ===Dual Core Support=== |
||
| − | Some XXX devices feature a second core. Right now, the J-Link software does support the main core, only. Support for the second core is planned for future versions. |
||
===Attach=== |
===Attach=== |
||
| − | Attach is not supported |
+ | Attach is not supported. |
| − | ===Security=== |
||
==Evaluation Boards== |
==Evaluation Boards== |
||
Revision as of 15:35, 24 August 2023
The NXP RW61x are Cortex_M33 based Wireless MCUs with Integrated Radio: 1x1 Wi-Fi® 6 + Bluetooth® Low Energy 5.3.
Contents
Flash Banks
External QSPI Flash
| Flash Bank | Base address | Size | J-Link Support |
|---|---|---|---|
| QSPI | 0x08000000 | Up to 128MB | 
|
QSPI flash programming requires special handling compared to internal flash. For more information about this, please see the [[QSPI Flash Programming Support | Device has only one pin configuration.
Watchdog Handling
- No Watchdog handling
Device Specific Handling=
Reset
- The device uses custom reset: Reset and Halt after Bootloader.
Attach
Attach is not supported.
Evaluation Boards
- [SiliconVendor] [EvalBoardName] evaluation board: http://techwiki.segger.local/WikiTemplateEvalBoard
Example Application
- [SiliconVendor] [EvalBoardName] evaluation board: http://techwiki.segger.local/WikiTemplateEvalBoard#Example_Project
