NXP i.MX 8X

From SEGGER Wiki

Revision as of 11:23, 28 March 2024 by Artjom.Kister (talk | contribs) (Artjom.Kister moved page i.MX 8X Series to i.MX 8X)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Jump to: navigation, search

Contents

1 Debugging
- 1.1 Reset

The NXP i.MX 8X is an embedded multi-core processor consisting of one Cortex-M4, four Cortex-A35.

Debugging

J-Link supports debugging for the Cortex-M4. During connect the M4 is set to execute an endless loop at 0x1FFE0000 (TCML RAM) and afterwards halted.

Reset

J-Link currently does not support device reset.

Retrieved from "https://wiki.segger.com/index.php?title=NXP_i.MX_8X&oldid=18481"