Renesas RA2A2

From SEGGER Wiki
Revision as of 10:52, 28 February 2024 by Erik (talk | contribs) (Example Application)
Jump to: navigation, search

The Renesas RA2A2 are Cortex-M23 based microcontrollers.

Internal Flash

Flash Bank Base address Size J-Link Support Loaders
Program flash 0x00000000 Up to 32 KB YES.png
  • Default
Data flash 0x40100000 8 KB YES.png
  • Default
Program flash option-setting memory 0x01010008 44 B YES.png
  • Default

NOTE:The device has an Independent Watchdog Timer (IWDT) which is fed during flash programming.

Device Specific Handling

Connect

  • Authentication via IDCODE is supported
  • Wake-up CPU from low-power mode is supported
  • Connect under reset is supported

Reset

  • The devices uses normal Cortex-M reset, no special handling necessary, like described here.

Disconnect

On disconnect, the J-Link restores device specific settings which are required to support low power mode debugging but may result in an increased power consumption if not disabled.

Evaluation Boards

Example Application