Difference between revisions of "STM32F103ZE-SK"
(Created page with "__TOC__ This article describes specifics for the ST STM32F103ZE-SK board.<br> 400px == Preparing for J-Link == *Power the board via CN18(5V...") |
|||
| Line 6: | Line 6: | ||
== Preparing for J-Link == |
== Preparing for J-Link == |
||
| − | *Power the board |
+ | *Power the board (5V DC power jack) |
* Verify the Connection with e.g. [https://wiki.segger.com/J-Link_cannot_connect_to_the_CPU#Verify_functionality_using_J-Link_Commander J-Link Commander]. The output should look as follows: |
* Verify the Connection with e.g. [https://wiki.segger.com/J-Link_cannot_connect_to_the_CPU#Verify_functionality_using_J-Link_Commander J-Link Commander]. The output should look as follows: |
||
[[File:STM32F103ZE-SK_con.PNG|400px]] |
[[File:STM32F103ZE-SK_con.PNG|400px]] |
||
Revision as of 12:17, 8 August 2023
This article describes specifics for the ST STM32F103ZE-SK board.
Preparing for J-Link
- Power the board (5V DC power jack)
- Verify the Connection with e.g. J-Link Commander. The output should look as follows:
- Note select device: "".
Example Project
The following example project was created with the SEGGER Embedded Studio project wizard and runs out-of-the-box on the ST STM32F103ZE-SK.
It is a simple Hello World sample linked into the internal flash.
SETUP
- J-Link software: V7.90
- Embedded Studio: V7.20
- Hardware: ST NUCLEO-F103RB
- Link: File:STM32F103ZE-SK.zip
