Difference between revisions of "ST NUCLEO-WBA52CG"
(→Preparing for J-Link) |
(→Preparing for J-Link) |
||
| Line 8: | Line 8: | ||
*Power the board via........ |
*Power the board via........ |
||
* Verify the Connection with e.g. [https://wiki.segger.com/J-Link_cannot_connect_to_the_CPU#Verify_functionality_using_J-Link_Commander J-Link Commander]. The output should look as follows: |
* Verify the Connection with e.g. [https://wiki.segger.com/J-Link_cannot_connect_to_the_CPU#Verify_functionality_using_J-Link_Commander J-Link Commander]. The output should look as follows: |
||
| − | [[File:ST_NUCLEO-WBA52CG_STM32WBA52CG_connect. |
+ | [[File:ST_NUCLEO-WBA52CG_STM32WBA52CG_connect.png|400px]] |
== Example Project== |
== Example Project== |
||
Revision as of 11:26, 4 July 2023
This article describes specifics for the ST NUCLEO-WBA52CG evaluation board.
Preparing for J-Link
- Connect the J-Link to ......
- Power the board via........
- Verify the Connection with e.g. J-Link Commander. The output should look as follows:
Example Project
The following example project was created with the SEGGER Embedded Studio project wizard and runs out-of-the-box on the [SiliconVendor] [EvalBoardName].
It is a simple Hello World sample linked into the internal flash.
SETUP
- J-Link software: V7.88k
- Embedded Studio: V6.34.52b
- Hardware: ST NUCLEO-WBA52CG
- Link: File:ST NUCLEO-WBA52CG STM32WBA52CG TestProject ES V634.zip
