Difference between revisions of "ST STM32C0"
(→Internal Flash) |
|||
| Line 19: | Line 19: | ||
==Evaluation Boards== |
==Evaluation Boards== |
||
| − | * |
+ | *ST-STM32C0116-DK evaluation board: https://wiki.segger.com/ST_STM32C0116-DK |
==Example Application== |
==Example Application== |
||
| − | * |
+ | *ST-STM32C0116-DK evaluation board: https://wiki.segger.com/ST_STM32C0116-DK#Example_Project |
Revision as of 16:43, 17 January 2023
Contents
The ST STM32C0 series are microcontrollers based on the Arm®
Cortex®-M0+ processor.
Flash Banks
Internal Flash
| Device | Base address | Size | J-Link Support |
|---|---|---|---|
| STM32C031x4 | 0x00000000 | 16 KB | 
|
| STM32C031x6 | 0x00000000 | 32KB |
|
Device Specifc Handling
Reset
- The devices uses normal Cortex-M reset, no special handling necessary, like described here.
Evaluation Boards
- ST-STM32C0116-DK evaluation board: https://wiki.segger.com/ST_STM32C0116-DK
Example Application
- ST-STM32C0116-DK evaluation board: https://wiki.segger.com/ST_STM32C0116-DK#Example_Project
