Difference between revisions of "ST STM32C0"
| Line 9: | Line 9: | ||
! Device || Base address !! Size || J-Link Support |
! Device || Base address !! Size || J-Link Support |
||
|- |
|- |
||
| − | | style="text-align:center;"| STM32C031x4 || style="text-align:center;"| |
+ | | style="text-align:center;"| STM32C031x4 || style="text-align:center;"| 0x08000000|| style="text-align:center;"| 16 KB || style="text-align:center;"| {{YES}} |
|- |
|- |
||
| − | | style="text-align:center;"| STM32C031x6 || style="text-align:center;"| |
+ | | style="text-align:center;"| STM32C031x6 || style="text-align:center;"| 0x08000000|| style="text-align:center;"| 32KB || style="text-align:center;"| {{YES}} |
|} |
|} |
||
Revision as of 16:44, 17 January 2023
Contents
The ST STM32C0 series are microcontrollers based on the Arm®
Cortex®-M0+ processor.
Flash Banks
Internal Flash
| Device | Base address | Size | J-Link Support |
|---|---|---|---|
| STM32C031x4 | 0x08000000 | 16 KB | 
|
| STM32C031x6 | 0x08000000 | 32KB |
|
Device Specifc Handling
Reset
- The devices uses normal Cortex-M reset, no special handling necessary, like described here.
Evaluation Boards
- ST-STM32C0116-DK evaluation board: https://wiki.segger.com/ST_STM32C0116-DK
Example Application
- ST-STM32C0116-DK evaluation board: https://wiki.segger.com/ST_STM32C0116-DK#Example_Project
