ST STM32F2
This article describes device specifics of the ST STM32F2 series devices.
Debugging with software watchdog enabled
If the device shall be debugged with one of the software watchdogs (independed watchdog / window watchdog) enabled, there is an additional init step necessary to make the watchdog counter stop when the CPU is halted by the debugger. This is configured in the DBGMCU_CR register. The following sequence can be used to enable debugging with software watchdogs enabled:
// // Configure both watchdog timers to be halted if the CPU is halted by the debugger // *((volatile int *)(0xE0042004)) |= (1 << 8) | (1 << 9);