Difference between revisions of "ST STM32WBA"
(→Example Application) |
|||
| (10 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
| − | The '''ST STM32WBA''' series are Cortex-M33 based wireless MCUs for Bluetooth® Low Energy 5.3-enabled applications. |
+ | The '''ST STM32WBA''' series are Cortex-M33® based wireless MCUs for Bluetooth® Low Energy 5.3-enabled applications. |
__TOC__ |
__TOC__ |
||
| Line 11: | Line 11: | ||
|- |
|- |
||
| Internal flash S || 0x0C000000 || Up to 1MB || style="text-align:center;"| {{YES}} |
| Internal flash S || 0x0C000000 || Up to 1MB || style="text-align:center;"| {{YES}} |
||
| − | |- |
||
| − | | User Option || 0x40022040|| 48B || style="text-align:center;"| {{YES}} |
||
|} |
|} |
||
| + | == Option bytes flash == |
||
| + | Option byte programming is not directly supported by J-Link. |
||
| + | Alternatively, option bytes can be programmed via the Flash registers as shown in the [[ST_STM32 | ST STM32 main article]]. |
||
==Watchdog Handling== |
==Watchdog Handling== |
||
| − | *The device |
+ | *The device has 2 watchdogs, IWDG & WWDG. |
| + | *Both are fed during flash programming. |
||
| − | *The device has a watchdog [WATCHDOGNAME]. |
||
| − | *The watchdog is fed during flash programming. |
||
| − | *If the watchdog is enabled, it is turned off during flash programming and turned back on afterwards. |
||
| − | |||
| − | |||
| − | ==Multi-Core Support [OPTIONAL]== |
||
| − | Before proceeding with this article, please check out the generic article regarding Multi-Core debugging [[Multi-Core_Debugging | here]].<br> |
||
| − | The [DeviceFamily]family comes with a variety of multi-core options.<br> |
||
| − | Some devices from this family feature a secondary core which is disabled after reset / by default.<br> |
||
| − | Some of the are available with enabled ''lockstep'' mode, only. <br> |
||
| − | In below, the debug related multi-core behavior of the J-Link is described for each core: |
||
| − | ===Main core=== |
||
| − | ====Init/Setup==== |
||
| − | *Initializes the ECC RAM, see [[XXX | XXX]] |
||
| − | *Enables debugging |
||
| − | ====Reset==== |
||
| − | *Device specific reset is performed, see [[XXX | XXX]] |
||
| − | ====Attach==== |
||
| − | *Attach is not supported because the J-Link initializes certain RAM regions by default |
||
| − | ===Secondary core(s)=== |
||
| − | ====Init/Setup==== |
||
| − | *If the main core session has not been started / debugging is not enabled yet, the secondary core executes the enable debug sequence. |
||
| − | *If the secondary core is not enabled yet, it will be enabled / release from reset |
||
| − | ====Reset==== |
||
| − | No reset is performed. |
||
| − | ====Attach==== |
||
| − | *Attach is supported / desired |
||
==Device Specific Handling== |
==Device Specific Handling== |
||
| − | ===Connect=== |
||
===Reset=== |
===Reset=== |
||
*The devices uses normal Cortex-M reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_0:_Normal | here]]. |
*The devices uses normal Cortex-M reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_0:_Normal | here]]. |
||
| − | *The devices uses Cortex-M Core reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_1:_Core | here]]. |
||
| − | *The devices uses Cortex-M Rest Pin, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_2:_ResetPin | here]]. |
||
| − | *The device uses custom reset:..... |
||
| − | |||
| − | ==Limitations== |
||
| − | ===Dual Core Support=== |
||
| − | Some XXX devices feature a second core. Right now, the J-Link software does support the main core, only. Support for the second core is planned for future versions. |
||
| − | ===Attach=== |
||
| − | Attach is not supported by default because the J-Link initializes certain RAM regions by default. |
||
| − | ===Security=== |
||
==Evaluation Boards== |
==Evaluation Boards== |
||
| − | * |
+ | *ST NUCLEO-WBA52CG evaluation board: https://wiki.segger.com/ST_NUCLEO-WBA52CG |
| + | *ST NUCLEO-WBA55CG evaluation board: https://wiki.segger.com/ST_NUCLEO-WBA55CG |
||
==Example Application== |
==Example Application== |
||
| − | * |
+ | *ST NUCLEO-WBA55CG evaluation board: https://wiki.segger.com/ST_NUCLEO-WBA55CG#Example_Project |
Latest revision as of 11:45, 25 March 2024
The ST STM32WBA series are Cortex-M33® based wireless MCUs for Bluetooth® Low Energy 5.3-enabled applications.
Contents
Flash Banks
Internal Flash
| Flash Bank | Base address | Size | J-Link Support |
|---|---|---|---|
| Internal flash NS | 0x08000000 | Up to 1MB | 
|
| Internal flash S | 0x0C000000 | Up to 1MB |
|
Option bytes flash
Option byte programming is not directly supported by J-Link. Alternatively, option bytes can be programmed via the Flash registers as shown in the ST STM32 main article.
Watchdog Handling
- The device has 2 watchdogs, IWDG & WWDG.
- Both are fed during flash programming.
Device Specific Handling
Reset
- The devices uses normal Cortex-M reset, no special handling necessary, like described here.
Evaluation Boards
- ST NUCLEO-WBA52CG evaluation board: https://wiki.segger.com/ST_NUCLEO-WBA52CG
- ST NUCLEO-WBA55CG evaluation board: https://wiki.segger.com/ST_NUCLEO-WBA55CG
Example Application
- ST NUCLEO-WBA55CG evaluation board: https://wiki.segger.com/ST_NUCLEO-WBA55CG#Example_Project
