Difference between revisions of "Silicon Labs EFR32xG25"
(→Security) |
(→Device Specific Handling) |
||
Line 17: | Line 17: | ||
==Device Specific Handling== |
==Device Specific Handling== |
||
+ | |||
− | ===Connect=== |
||
===Reset=== |
===Reset=== |
||
*The device uses custom reset with halt after bootloader. |
*The device uses custom reset with halt after bootloader. |
Revision as of 11:03, 14 June 2023
The Silicon Labs EFR32xG25 are wireless SoCs based on Cortex-M33 microcontrollers.
Contents
Flash Banks
Internal Flash
Flash Bank | Base address | Size | J-Link Support |
---|---|---|---|
Internal flash | 0x08000000 | Up to 1920 KB | |
User Data | 0x0FE00000 | 1 KB |
Watchdog Handling
- The device has 2 Watchdogs, they are feed during programming, if they are enabled.
Device Specific Handling
Reset
- The device uses custom reset with halt after bootloader.
Attach
- Attach is supported.
Security
- If device is secured, User is offered an unsecure by mass erase.
Evaluation Boards
- [SiliconVendor] [EvalBoardName] evaluation board: http://techwiki.segger.local/WikiTemplateEvalBoard
Example Application
- [SiliconVendor] [EvalBoardName] evaluation board: http://techwiki.segger.local/WikiTemplateEvalBoard#Example_Project