Silicon Labs EFR32xG25

From SEGGER Wiki
Revision as of 13:40, 5 June 2023 by Torben.scharping (talk | contribs) (Watchdog Handling)
Jump to: navigation, search

The Silicon Labs EFR32xG25 are wireless SoCs based on Cortex-M33 microcontrollers.

Flash Banks

Internal Flash

Flash Bank Base address Size J-Link Support
Internal flash 0x08000000 Up to 1920 KB YES.png
User Data 0x0FE00000 1 KB YES.png

Watchdog Handling

  • The device has 2 Watchdogs, they are feed during programming.

Device Specific Handling

Connect

Reset

  • The devices uses normal Cortex-M reset, no special handling necessary, like described here.
  • The devices uses Cortex-M Core reset, no special handling necessary, like described here.
  • The devices uses Cortex-M Rest Pin, no special handling necessary, like described here.
  • The device uses custom reset:.....

Attach

Attach is not supported by default because the J-Link initializes certain RAM regions by default.

Security

Evaluation Boards

Example Application