Difference between revisions of "Template:ST SR6Px MultiCoreSupport"
Line 6: | Line 6: | ||
====Init/Setup==== |
====Init/Setup==== |
||
*WDT is enabled by default. If it is enabled, it will be disabled. |
*WDT is enabled by default. If it is enabled, it will be disabled. |
||
− | |||
====Reset==== |
====Reset==== |
||
− | * |
+ | *AVRv8-R Reset is performed like described[J-Link_Reset_Strategies#Strategies_for_ARMv8-R_devices|here] |
{{{2}}} |
{{{2}}} |
||
*Initializes the 256KB ECC RAM starting at 0x60000000 |
*Initializes the 256KB ECC RAM starting at 0x60000000 |
||
Line 17: | Line 16: | ||
===Cortex-R52 Cluster 0 Core 1 === |
===Cortex-R52 Cluster 0 Core 1 === |
||
====Init/Setup==== |
====Init/Setup==== |
||
+ | *WDT is enabled by default. If it is enabled, it will be disabled. |
||
− | *WDT is disabled |
||
*If core is not enabled, it will be enabled (set to DRUN condition). |
*If core is not enabled, it will be enabled (set to DRUN condition). |
||
====Reset==== |
====Reset==== |
Revision as of 12:28, 7 August 2023
Before proceeding with this article, please check out the generic article regarding Multi-Core debugging here.
The {{{1}}} family comes with 10 Cortex-R52 and 3 Cortex-M4 cores. Some of them are available with enabled lockstep mode, only.
Please refer to the reference manual.
In below, the debug related multi-core behavior of the J-Link is described for each core:
Contents
Cortex-R52 Cluster 0 Core 0
Init/Setup
- WDT is enabled by default. If it is enabled, it will be disabled.
Reset
- AVRv8-R Reset is performed like described[J-Link_Reset_Strategies#Strategies_for_ARMv8-R_devices|here]
{{{2}}}
- Initializes the 256KB ECC RAM starting at 0x60000000
- WDT is enabled by default. If it is enabled, it will be disabled.
Attach
- Attach is supported, user has to take care about ECC RAM initialization.
Cortex-R52 Cluster 0 Core 1
Init/Setup
- WDT is enabled by default. If it is enabled, it will be disabled.
- If core is not enabled, it will be enabled (set to DRUN condition).
Reset
- Cortex-R Reset Pin is performed
Attach
- Attach is supported
Cortex-R52 Cluster 1 Core 0
Init/Setup
- WDT is disabled
- If core is not enabled, it will be enabled (set to DRUN condition).
Reset
- Cortex-R Reset Pin is performed
Attach
- Attach is supported
Cortex-R52 Cluster 1 Core 1
Init/Setup
- WDT is disabled
- If core is not enabled, it will be enabled (set to DRUN condition).
Reset
- Cortex-R Reset Pin is performed
Attach
- Attach is supported
Cortex-R52 Cluster 2 Core 0
Init/Setup
- WDT is disabled
- If core is not enabled, it will be enabled (set to DRUN condition).
Reset
- Cortex-R Reset Pin is performed
Attach
- Attach is supported
DSPH Core
Init/Setup
Reset
- Cortex-R Reset Pin is performed
Attach
- Attach is supported