Difference between revisions of "Toshiba TMPM4K"
Line 21: | Line 21: | ||
*The device uses normal Cortex-M reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_0:_Normal | here]]. |
*The device uses normal Cortex-M reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_0:_Normal | here]]. |
||
+ | <!-- |
||
− | |||
==Evaluation Boards== |
==Evaluation Boards== |
||
*[[Toshiba_SBK-M4KN | Toshiba SBK-M4KN]] |
*[[Toshiba_SBK-M4KN | Toshiba SBK-M4KN]] |
||
Line 27: | Line 27: | ||
==Example Application== |
==Example Application== |
||
*[[Toshiba_SBK-M4KN#Example_Project | Toshiba SBK-M4KN]] |
*[[Toshiba_SBK-M4KN#Example_Project | Toshiba SBK-M4KN]] |
||
+ | --!> |
Revision as of 17:15, 10 January 2024
The Toshiba TMPM4K are Cortex-M4 based microprocessors.
Flash Banks
Internal Flash
Flash Bank | Base address | Size | J-Link Support |
---|---|---|---|
Code Flash | 0x00000000 | Up to 512 KB | |
Data Flash | 0x30000000 | 32 KB |
Watchdog Handling
- The Watchdog is disabled during flash programming.
Device Specific Handling
Reset
- The device uses normal Cortex-M reset, no special handling necessary, like described here.