Infineon EVAL PMG1 B1 DRP

From SEGGER Wiki
Jump to: navigation, search

This article describes specifics for the Infineon EVAL PMG1 B1 DRP evaluation board.
Infineon EVAL PMG1 B1 DRP CYPM1116 board.jpg

Preparing for J-Link

  • Connect the J-Link to this pins:
J-Link Pin Connector Pin Name
VTref J4 1 B1_VDDD
GND J4 2 GND
TMS/SWDIO J4 9 SWDIO
TCK/SWCLK J4 7 SWDCLK
RESET J4 5 RESET
  • Power the board via J1 9...22V.
  • Verify the Connection with e.g. J-Link Commander. The output should look as follows:

Infineon EVAL PMG1 B1 DRP CYPM1116-48LQXI connect.png

Example Project

The following example project was created with the SEGGER Embedded Studio project wizard and runs out-of-the-box on the [SiliconVendor] [EvalBoardName].
It is a simple Hello World sample linked into the internal flash.

SETUP

Retrieved from "https://wiki.segger.com/index.php?title=Infineon_EVAL_PMG1_B1_DRP&oldid=20050"