NXP i.MX 8M Nano

From SEGGER Wiki
Jump to navigation Jump to search

The NXP i.MX 8M Nano are embedded multi-core processors consisting of one Cortex-M7 and up to four Cortex-A53.

External Boot Devices

Programming of external boot media(eMMC, SDHC, QSPI/NAND Flash) is supported natively through USB Serial interface.

Multi-Core Support

Before proceeding with this article, please check out the generic article regarding Multi-Core debugging here.
The i.MX 8M Nano family comes with a variety of multi-core options listed in the following table:

Core J-Link Support
4 x Cortex-A53 YES.png
1 x Cortex-M7 YES.png

In below, the debug related multi-core behavior of the J-Link is described for each core:

Cortex-A53 core(s)


The core(s) are enabled after boot.


Core reset is not performed.


Attach is supported.

Cortex-M7 core(s)


The core(s) are enabled after boot. During connect the M7 is set to execute an endless loop at 0x00000000 (TCM RAM).


Reset is performed by using device-specific registers, than target CPU is halted.


Attach is not supported by default because the J-Link initializes certain RAM regions.

Device Specific Handling


After the boot stage J-Link writes an "infinite loop" code to the start of the M7s TCM RAM.

Evaluation Boards

Example Application