Difference between revisions of "Renesas RZ/G2L"
(→Example Application) |
|||
| Line 1: | Line 1: | ||
| + | [[Category:Device families]] |
||
__TOC__ |
__TOC__ |
||
The Renesas RZ/G2L microcontroller features a Cortex-A55 (single or dual) as main processors and a Cortex-M33 as co-processor. |
The Renesas RZ/G2L microcontroller features a Cortex-A55 (single or dual) as main processors and a Cortex-M33 as co-processor. |
||
Latest revision as of 13:29, 15 May 2024
The Renesas RZ/G2L microcontroller features a Cortex-A55 (single or dual) as main processors and a Cortex-M33 as co-processor.
Cores
Cortex-M33
By default, the Cortex-M33 is not enabled / held in reset. The J-Link software executes a device specific initialization sequence which enables the Cortex-M33 thus debugging via Cortex-M33 works out-of-the-box.
Cortex-A55
Not supported yet.
Evaluation Boards
- Renesas RZ/G2L SMARC EVK: https://wiki.segger.com/Renesas_RZ/G2L_SMARC_EVK
Example Application
- Renesas RZ/G2L SMARC EVK: https://wiki.segger.com/Renesas_RZ/G2L_SMARC_EVK#Example_Project
