Difference between revisions of "NXP Kinetis KE1xZ512"
| Line 1: | Line 1: | ||
| + | [[Category:Device families]] |
||
The '''NXP Kinetis KE1xZ512''' are ARM® Cortex®-M0+ MCUs, |
The '''NXP Kinetis KE1xZ512''' are ARM® Cortex®-M0+ MCUs, |
||
__TOC__ |
__TOC__ |
||
Latest revision as of 13:10, 15 May 2024
The NXP Kinetis KE1xZ512 are ARM® Cortex®-M0+ MCUs,
Contents
Flash Banks
Internal Flash
| Flash Bank | Base address | Size | J-Link Support |
|---|---|---|---|
| Internal Flash | 0x00000000 | 512 KB | 
|
Watchdog Handling
- The device has a watchdog WDOG.
- The watchdog is fed during flash programming.
Device Specific Handling
Reset
- The devices uses normal Cortex-M reset, no special handling necessary, like described here.
