Difference between revisions of "Infineon EVAL PMG1 B1 DRP"
(→Preparing for J-Link) |
|||
| Line 13: | Line 13: | ||
! J-Link Pin || Connector !! Pin || Name |
! J-Link Pin || Connector !! Pin || Name |
||
|- |
|- |
||
| − | | VTref || || || |
+ | | VTref || J4 || 1 || B1_VDDD |
|- |
|- |
||
| − | | GND || || || |
+ | | GND || J4 || 2 || GND |
|- |
|- |
||
| − | | |
+ | | TMS/SWDIO || J4 || 9 || SWDIO |
|- |
|- |
||
| − | | |
+ | | TCK/SWCLK || J4 || 7 || SWDCLK |
|- |
|- |
||
| − | | |
+ | | RESET || J4 || 5 || RESET |
| − | |- |
||
| − | | TCK/SWCLK || || || |
||
| − | |- |
||
| − | | RTCK || || || |
||
| − | |- |
||
| − | | TDO/SWO || || || |
||
| − | |- |
||
| − | | RESET || || || |
||
| − | |- |
||
| − | | DBGRQ || || || |
||
| − | |- |
||
| − | | 5V-Supply || || || |
||
| − | |||
|} |
|} |
||
| − | *Power the board via... |
+ | *Power the board via J1 9...22V. |
* Verify the Connection with e.g. [https://wiki.segger.com/J-Link_cannot_connect_to_the_CPU#Verify_functionality_using_J-Link_Commander J-Link Commander]. The output should look as follows: |
* Verify the Connection with e.g. [https://wiki.segger.com/J-Link_cannot_connect_to_the_CPU#Verify_functionality_using_J-Link_Commander J-Link Commander]. The output should look as follows: |
||
| + | [[File:Infineon_EVAL_PMG1_B1_DRP_CYPM1116-48LQXI_connect.png|400px]] |
||
| − | '''[PICTURE OF CONNECT]''' |
||
| − | [[File:VENDOR_DEVICE_CONNECT.PNG|400px]] |
||
== Example Project== |
== Example Project== |
||
Revision as of 12:41, 13 May 2024
This article describes specifics for the [SiliconVendor] [EvalBoardName] evaluation board.
[PICTURE OF BOARD]
450px
Preparing for J-Link
- Connect the J-Link to ......
- Connect the J-Link to this pins:
| J-Link Pin | Connector | Pin | Name |
|---|---|---|---|
| VTref | J4 | 1 | B1_VDDD |
| GND | J4 | 2 | GND |
| TMS/SWDIO | J4 | 9 | SWDIO |
| TCK/SWCLK | J4 | 7 | SWDCLK |
| RESET | J4 | 5 | RESET |
- Power the board via J1 9...22V.
- Verify the Connection with e.g. J-Link Commander. The output should look as follows:
Example Project
The following example project was created with the SEGGER Embedded Studio project wizard and runs out-of-the-box on the [SiliconVendor] [EvalBoardName].
It is a simple Hello World sample linked into the internal flash.
SETUP
- Embedded Studio: V7.20
- Hardware: [SiliconVendor] [EvalBoardName]
- Link: File:VENDOR DEVICENAME TestProject ES V720.zip
