Difference between revisions of "ArteryTek AT32F42x"
m (Torben.scharping moved page Artery AT32F42x to ArteryTek AT32F42x) |
(→Internal Flash) |
||
Line 9: | Line 9: | ||
|- |
|- |
||
| Internal flash || 0x08000000 || Up to 128 KB || style="text-align:center;"| {{YES}} |
| Internal flash || 0x08000000 || Up to 128 KB || style="text-align:center;"| {{YES}} |
||
+ | |- |
||
+ | | User data || 0x1FFFF800 || 512 B || style="text-align:center;"| {{YES}} |
||
|} |
|} |
||
Revision as of 12:00, 12 March 2024
ArteryTek AT32F42x are Cortex-M4 based MCUs
Contents
Flash Banks
Internal Flash
Flash Bank | Base address | Size | J-Link Support |
---|---|---|---|
Internal flash | 0x08000000 | Up to 128 KB | ![]() |
User data | 0x1FFFF800 | 512 B | ![]() |
Watchdog Handling
- The watchdog is fed during flash programming.
Device Specific Handling
Reset
- The device uses normal Cortex-M reset, no special handling necessary, like described here.