Difference between revisions of "ArteryTek AT-START-F421"
(Created page with "__TOC__ This article describes specifics for the Artery AT-START-F421 evaluation board.<br> 450px == Preparing for J-Link...") |
(→Preparing for J-Link) |
||
| Line 9: | Line 9: | ||
! J-Link Pin || Connector !! Pin || Name |
! J-Link Pin || Connector !! Pin || Name |
||
|- |
|- |
||
| − | | VTref || J1 || |
+ | | VTref || J1 || 24|| VDD |
|- |
|- |
||
| − | | GND || J1 || |
+ | | GND || J1 || 23 || GND |
|- |
|- |
||
| − | | TMS/SWDIO || J1 || |
+ | | TMS/SWDIO || J1 || 10 || PA13 |
|- |
|- |
||
| − | | TCK/SWCLK || J1 || |
+ | | TCK/SWCLK || J1 || 13 || PA14 |
| − | |- |
||
| − | | TDO/SWO || J1 || 23 || PB3 |
||
|- |
|- |
||
| RESET || J2 || 7 || NRST |
| RESET || J2 || 7 || NRST |
||
Revision as of 18:55, 22 January 2024
This article describes specifics for the Artery AT-START-F421 evaluation board.
450px
Preparing for J-Link
- Connect the J-Link to this pins:
| J-Link Pin | Connector | Pin | Name |
|---|---|---|---|
| VTref | J1 | 24 | VDD |
| GND | J1 | 23 | GND |
| TMS/SWDIO | J1 | 10 | PA13 |
| TCK/SWCLK | J1 | 13 | PA14 |
| RESET | J2 | 7 | NRST |
- Power the board via USB (CN2 or CN3).
- Verify the Connection with e.g. J-Link Commander. The output should look as follows:
Example Project
The following example project was created with the SEGGER Embedded Studio project wizard and runs out-of-the-box on the Artery AT-START-F425.
It is a simple Hello World sample linked into the internal flash.
SETUP
- J-Link software: V7.94g
- Embedded Studio: V7.20
- Hardware: Artery AT-START-F421
- Link: File:Artery AT-START-F425 AT32F425R8T7-7 TestProject ES 7V20.zip
