Cyclone V series

From SEGGER Wiki
Revision as of 17:40, 21 March 2017 by Alex (talk | contribs) (Created page with "The Intel Cyclone V series FPGAs incorporate two hard-coded Cortex-A9 ARM cores. It is possible to debug both cores with J-Link (also explained later in this article)")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

The Intel Cyclone V series FPGAs incorporate two hard-coded Cortex-A9 ARM cores. It is possible to debug both cores with J-Link (also explained later in this article)