Difference between revisions of "GigaDevice GD32A5"

From SEGGER Wiki
Jump to: navigation, search
(Supported Flash Banks)
Line 24: Line 24:
 
! Device || StartAddr || Size || J-Link Support
 
! Device || StartAddr || Size || J-Link Support
 
|-
 
|-
| GD32A503xB || 0x08000000 || 128Kb || {{YES}}
+
| GD32A503xB || 0x08000000 || 128Kb || |scope="col" style="text-align:center" | {{YES}}
 
|-
 
|-
| GD32A503xC || 0x08000000 || 256Kb || {{YES}}
+
| GD32A503xC || 0x08000000 || 256Kb || |scope="col" style="text-align:center" | {{YES}}
 
|-
 
|-
| GD32A503xD || 0x08000000 || 384Kb || {{YES}}
+
| GD32A503xD || 0x08000000 || 384Kb || |scope="col" style="text-align:center" | {{YES}}
 
|}
 
|}
   
Line 36: Line 36:
 
! Device || StartAddr || Size || J-Link Support
 
! Device || StartAddr || Size || J-Link Support
 
|-
 
|-
| GD32A503xB || 0x1FFFF800 || 24 Byte || {{YES}}
+
| GD32A503xB || 0x1FFFF800 || 24 Byte || |scope="col" style="text-align:center" | {{YES}}
 
|-
 
|-
| GD32A503xC || 0x1FFFF800 || 24 Byte|| {{YES}}
+
| GD32A503xC || 0x1FFFF800 || 24 Byte|| |scope="col" style="text-align:center" | {{YES}}
 
|-
 
|-
| GD32A503xD || 0x1FFFF800 || 24 Byte|| {{YES}}
+
| GD32A503xD || 0x1FFFF800 || 24 Byte|| |scope="col" style="text-align:center" | {{YES}}
|}
+
|}
   
 
==Reset==
 
==Reset==

Revision as of 10:52, 15 February 2024

The GD32A50x series are 32-bit general-purpose microcontrollers based on the Arm® Cortex®-M33 processor.

Internal ECC RAM

Device StartAddr Size
GD32A503xB 0x20000000 24Kb
GD32A503xC 0x20000000 32Kb
GD32A503xD 0x20000000 48Kb
  *** Additional information ***

In order to prevent errors when reading first time, the DLL intialises the first 24Kb of RAM starting at 0x2000 0000.

Supported Flash Banks

Internal Flash

Device StartAddr Size J-Link Support
GD32A503xB 0x08000000 128Kb scope="col" style="text-align:center" | YES.png
GD32A503xC 0x08000000 256Kb scope="col" style="text-align:center" | YES.png
GD32A503xD 0x08000000 384Kb scope="col" style="text-align:center" | YES.png

Option Byte

Device StartAddr Size J-Link Support
GD32A503xB 0x1FFFF800 24 Byte scope="col" style="text-align:center" | YES.png
GD32A503xC 0x1FFFF800 24 Byte scope="col" style="text-align:center" | YES.png
GD32A503xD 0x1FFFF800 24 Byte scope="col" style="text-align:center" | YES.png

Reset

The device uses normal reset, no special handling necessary.

Minimum requirements

  • J-Link software V7.82b or later

Evaluation Boards

Example Application