Difference between revisions of "GigaDevice GD32A5"
(Created page with "__TOC__ The GD32A50x series are 32-bit general-purpose microcontrollers based on the Arm® Cortex®-M33 processor.<br> ==Internal RAM== 24/36/48 Kb ECC ==Internal Flash== 128...") |
(→Internal Flash) |
||
(20 intermediate revisions by the same user not shown) | |||
Line 1: | Line 1: | ||
− | __TOC__ |
||
The GD32A50x series are 32-bit general-purpose microcontrollers based on the Arm® |
The GD32A50x series are 32-bit general-purpose microcontrollers based on the Arm® |
||
− | Cortex®-M33 processor. |
+ | Cortex®-M33 processor. |
+ | __TOC__ |
||
− | ==Internal RAM== |
||
+ | |||
− | 24/36/48 Kb ECC |
||
− | == |
+ | ==Flash Banks== |
+ | ===Internal Flash=== |
||
− | 128/256/384 Kb |
||
+ | {| class="seggertable" |
||
− | ==QSPI Flash== |
||
+ | |- |
||
− | n/a |
||
+ | ! Flash Bank || Base address !! Size || J-Link Support |
||
− | ===Supported Regions=== |
||
+ | |- |
||
− | Internal Flash 0x0800 0000 - 0x0801 FFFF <br> |
||
+ | | Main flash Bank 0 || 0x08000000 || Up to 256 KB || style="text-align:center;"| {{YES}} |
||
− | Internal Flash 0x0800 0002 - 0x0803 FFFF <br> |
||
+ | |- |
||
− | Internal Flash 0x0800 0004 - 0x0805 FFFF <br> |
||
+ | | Main flash Bank 1 || 0x08040000 || 128 KB || style="text-align:center;"| {{YES}} |
||
− | ==Reset== |
||
+ | |- |
||
− | The device uses normal reset, no special handling necessary. |
||
+ | | Data flash || 0x08800000 || up to 64 KB || style="text-align:center;"| {{NO}} |
||
− | ===ECC RAM=== |
||
+ | |- |
||
− | In order to prevent errors when reading first time, the DLL intialises the first 24Kb of RAM |
||
+ | | Option Byte 0 || 0x1FFFF800 || 24 B || style="text-align:center;"| {{YES}} |
||
+ | |- |
||
+ | | Option Byte 1 || 0x4002 2068|| 4 B || style="text-align:center;"| {{NO}} |
||
+ | |- |
||
+ | | OTP Bytes || 0x1FFF7000 || 1 KB || style="text-align:center;"| {{NO}} |
||
+ | |} |
||
+ | |||
+ | ==ECC RAM== |
||
+ | In order to prevent errors when reading first time, the DLL initializes the first 24Kb of RAM |
||
starting at 0x2000 0000. |
starting at 0x2000 0000. |
||
+ | |||
+ | ==Watchdog Handling== |
||
+ | *The device does have 2 watchdogs. |
||
+ | *The watchdogs are fed during flash programming. |
||
+ | |||
+ | ==Device Specific Handling== |
||
+ | ===Connect=== |
||
+ | * On Connect, protection level is checked. For further information regarding this, please click [[GigaDevice_GD32| here]]. |
||
+ | |||
+ | ===Reset=== |
||
+ | *The device uses normal Cortex-M reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_0:_Normal | here]]. |
||
+ | |||
==Evaluation Boards== |
==Evaluation Boards== |
||
+ | *[[GigaDevice_GD32A503-EVAL|GigaDevice GD32A503-EVAL]] |
||
− | *#### evaluation board: https://wiki.segger.com/#### |
||
==Example Application== |
==Example Application== |
||
+ | *[[GigaDevice_GD32A503-EVAL#Example_Project | GigaDevice GD32A503-EVAL]] |
||
− | *##### evaluation board: https://wiki.segger.com/######Example_Project |
Latest revision as of 16:27, 16 February 2024
The GD32A50x series are 32-bit general-purpose microcontrollers based on the Arm® Cortex®-M33 processor.
Contents
Flash Banks
Internal Flash
Flash Bank | Base address | Size | J-Link Support |
---|---|---|---|
Main flash Bank 0 | 0x08000000 | Up to 256 KB | |
Main flash Bank 1 | 0x08040000 | 128 KB | |
Data flash | 0x08800000 | up to 64 KB | |
Option Byte 0 | 0x1FFFF800 | 24 B | |
Option Byte 1 | 0x4002 2068 | 4 B | |
OTP Bytes | 0x1FFF7000 | 1 KB |
ECC RAM
In order to prevent errors when reading first time, the DLL initializes the first 24Kb of RAM starting at 0x2000 0000.
Watchdog Handling
- The device does have 2 watchdogs.
- The watchdogs are fed during flash programming.
Device Specific Handling
Connect
- On Connect, protection level is checked. For further information regarding this, please click here.
Reset
- The device uses normal Cortex-M reset, no special handling necessary, like described here.