Difference between revisions of "GigaDevice GD32A5"
Line 31: | Line 31: | ||
|} |
|} |
||
− | <!-- |
||
===Option Byte === |
===Option Byte === |
||
{| class="seggertable" |
{| class="seggertable" |
||
Line 43: | Line 42: | ||
| GD32A503xD || 0x1FFFF800 || 24 Byte|| {{YES}} |
| GD32A503xD || 0x1FFFF800 || 24 Byte|| {{YES}} |
||
|} |
|} |
||
− | --> |
||
==Reset== |
==Reset== |
Revision as of 10:33, 15 February 2024
Contents
The GD32A50x series are 32-bit general-purpose microcontrollers based on the Arm®
Cortex®-M33 processor.
Internal ECC RAM
Device | StartAddr | Size |
---|---|---|
GD32A503xB | 0x20000000 | 24Kb |
GD32A503xC | 0x20000000 | 32Kb |
GD32A503xD | 0x20000000 | 48Kb |
*** Additional information ***
In order to prevent errors when reading first time, the DLL intialises the first 24Kb of RAM starting at 0x2000 0000.
Supported Flash Banks
Internal Flash
Device | StartAddr | Size | J-Link Support |
---|---|---|---|
GD32A503xB | 0x08000000 | 128Kb | |
GD32A503xC | 0x08000000 | 256Kb | |
GD32A503xD | 0x08000000 | 384Kb |
Option Byte
Device | StartAddr | Size | J-Link Support |
---|---|---|---|
GD32A503xB | 0x1FFFF800 | 24 Byte | |
GD32A503xC | 0x1FFFF800 | 24 Byte | |
GD32A503xD | 0x1FFFF800 | 24 Byte |
Reset
The device uses normal reset, no special handling necessary.
Minimum requirements
- J-Link software V7.82b or later
Evaluation Boards
- GigaDevice GD32A503-EVAL evaluation board: https://wiki.segger.com/GigaDevice_GD32A503-EVAL
Example Application
- GigaDevice GD32A503-EVAL evaluation board: https://wiki.segger.com/GigaDevice_GD32A503-EVAL#Example_Project