Difference between revisions of "GigaDevice GD32E1"
(Created page with "__TOC__ The GigaDevice GD32E1 series are 32-bit general-purpose microcontrollers based on the ARM Cortex-M4 processor. ==On-Chip Memory Regions== The internal flash is divided...") |
(→Internal Flash) |
||
| (5 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
| − | __TOC__ |
||
The GigaDevice GD32E1 series are 32-bit general-purpose microcontrollers based on the ARM Cortex-M4 processor. |
The GigaDevice GD32E1 series are 32-bit general-purpose microcontrollers based on the ARM Cortex-M4 processor. |
||
| + | __TOC__ |
||
| − | ==On-Chip Memory Regions== |
||
| + | |||
| − | The internal flash is divided into 4 different regions:<br> |
||
| + | ==Flash Banks== |
||
| − | *Main Flash Block (0x08000000 - 0x0801FFFF) |
||
| + | ===Internal Flash=== |
||
| − | *Information Block (0x1FFFB000 - 0x1FFFF7FF) |
||
| + | {| class="seggertable" |
||
| − | *Option bytes Block (0x1FFFF800 - 0x1FFFF80F) |
||
| + | |- |
||
| − | *One-time program Block (0x1FFF7000 - 0x1FFF71FF) |
||
| + | ! Flash Bank || Base address !! Size || J-Link Support |
||
| + | |- |
||
| + | | Main flash || 0x08000000 || Up to 128 KB || style="text-align:center;"| {{YES}} |
||
| + | |- |
||
| + | | Option Bytes || 0x1FFFF800 || 16 B || style="text-align:center;"| {{YES}} |
||
| + | |- |
||
| + | | OTP Bytes || 0x1FFF7000 || 512 B || style="text-align:center;"| {{NO}} |
||
| + | |} |
||
| + | |||
| + | ==Watchdog Handling== |
||
| + | *The device does have 2 watchdogs, FWDGT and WWDGT. |
||
| + | *The WWDGT watchdog is fed during flash programming. |
||
| + | |||
| + | ==Device Specific Handling== |
||
| + | ===Connect=== |
||
| + | *On Connect, protection level is checked. For further information regarding this, please click [[GigaDevice_GD32| here]]. |
||
| + | |||
| + | ===Reset=== |
||
| + | *The device uses normal Cortex-M reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_0:_Normal | here]]. |
||
| − | For now, the Main Flash Block and the Option bytes Block, only. |
||
| − | ===Vector Table Remap=== |
||
| − | The first 512 bytes of the device (0x0000 - 0x01FF) can be mapped to flash, ROM or RAM. When using the J-Link flashloader, this region is mapped to flash. This is done on purpose as the device does not provide a mirror address for the first 512 bytes of flash thus without remapping, the J-Link could not program the first 512 bytes. |
||
| − | ==Reset== |
||
| − | No special reset is required. |
||
==Evaluation Boards== |
==Evaluation Boards== |
||
| + | *[[GigaDevice_GD32E103C-START| GigaDevice GD32E103C-START]] |
||
| − | *GigaDevice GD32E103C-START: https://wiki.segger.com/GigaDevice_GD32E103C-START |
||
| + | *[[GigaDevice_GD32E113R-START| GigaDevice GD32E113R-START]] |
||
==Example Application== |
==Example Application== |
||
| − | * |
+ | *[[GigaDevice_GD32E103C-START#Example_Project| GigaDevice GD32E103C-START]] |
| + | *[[GigaDevice_GD32E113R-START#Example_Project| GigaDevice GD32E113R-START]] |
||
Latest revision as of 15:36, 22 February 2024
The GigaDevice GD32E1 series are 32-bit general-purpose microcontrollers based on the ARM Cortex-M4 processor.
Contents
Flash Banks
Internal Flash
| Flash Bank | Base address | Size | J-Link Support |
|---|---|---|---|
| Main flash | 0x08000000 | Up to 128 KB | 
|
| Option Bytes | 0x1FFFF800 | 16 B |
|
| OTP Bytes | 0x1FFF7000 | 512 B | 
|
Watchdog Handling
- The device does have 2 watchdogs, FWDGT and WWDGT.
- The WWDGT watchdog is fed during flash programming.
Device Specific Handling
Connect
- On Connect, protection level is checked. For further information regarding this, please click here.
Reset
- The device uses normal Cortex-M reset, no special handling necessary, like described here.
