Difference between revisions of "GigaDevice GD32E2"
| (One intermediate revision by the same user not shown) | |||
| Line 8: | Line 8: | ||
! Flash Bank || Base address !! Size || J-Link Support |
! Flash Bank || Base address !! Size || J-Link Support |
||
|- |
|- |
||
| − | | Main flash || 0x08000000 || Up to |
+ | | Main flash || 0x08000000 || Up to 64 KB || style="text-align:center;"| {{YES}} |
|- |
|- |
||
| Option Bytes || 0x1FFFF800 || 16 B || style="text-align:center;"| {{YES}} |
| Option Bytes || 0x1FFFF800 || 16 B || style="text-align:center;"| {{YES}} |
||
| Line 29: | Line 29: | ||
*[[GigaDevice_GD32E230C-EVAL | GigaDevice GD32E230C-EVAL ]] |
*[[GigaDevice_GD32E230C-EVAL | GigaDevice GD32E230C-EVAL ]] |
||
*[[GigaDevice_GD32E231C-START| GigaDevice GD32E231C-START]] |
*[[GigaDevice_GD32E231C-START| GigaDevice GD32E231C-START]] |
||
| + | *[[GigaDevice_GD32E232K-START| GigaDevice GD32E232K-START]] |
||
==Example Application== |
==Example Application== |
||
*[[GigaDevice_GD32E230C-EVAL#Example_Project | GigaDevice GD32E230C-EVAL ]] |
*[[GigaDevice_GD32E230C-EVAL#Example_Project | GigaDevice GD32E230C-EVAL ]] |
||
| − | *[[GigaDevice_GD32E231C-START#Example_Project| GigaDevice GD32E231C-START]] |
+ | *[[GigaDevice_GD32E231C-START#Example_Project | GigaDevice GD32E231C-START]] |
| + | *[[GigaDevice_GD32E232K-START#Example_Project | GigaDevice GD32E232K-START]] |
||
Latest revision as of 13:33, 23 February 2024
The GigaDevice GD32E2 series are 32-bit general-purpose microcontrollers based on the ARM Cortex-M4 processor. The GD32E2 devices belong to the value line of GigaDevice's GD32 MCU series.
Contents
Flash Banks
Internal Flash
| Flash Bank | Base address | Size | J-Link Support |
|---|---|---|---|
| Main flash | 0x08000000 | Up to 64 KB | 
|
| Option Bytes | 0x1FFFF800 | 16 B |
|
| OTP Bytes | 0x1FFF7000 | 512 B | 
|
Watchdog Handling
- The device does have 2 watchdogs, FWDGT and WWDGT.
- The WWDGT watchdog is fed during flash programming.
Device Specific Handling
Connect
- On Connect, protection level is checked. For further information regarding this, please click here.
Reset
- The device uses normal Cortex-M reset, no special handling necessary, like described here.
