NXP MCXA10
Revision as of 12:59, 10 January 2024 by Torben.scharping (talk | contribs)
The NXP MCXA10 are single core ARM Cortex-M33 microprocessors.
Contents
Flash Banks
Internal Flash
| Flash Bank | Base address | Size | J-Link Support |
|---|---|---|---|
| Internal Flash | 0x00000000 | up to 128 KB | 
|
ECC Flash
- Device has ECC Flash, but no special handling required.
ECC RAM
- Device has 8KB ECC RAM named SRAM A0, can be used when LPCAC is switched off
Watchdog Handling
- The device has 2 watchdogs WWDT and CDOG.
- The watchdog WWDT is fed during flash programming.
- No handling for CDOG implemented.
Device Specific Handling
Reset
- The J-Link performs a device specific reset sequence. SRAM and Flash is set to RWX.
Attach
Attach is supported.
Evaluation Boards
NXP MCX-A14X-EVK evaluation board
