Difference between revisions of "RTT Ramcode Sample for Cortex-M0+ (Keil MDK)"
(→Tested Hardware) |
(→RTT Ramcode) |
||
Line 13: | Line 13: | ||
The following sample project is designed to be used with J-Link and Keil MDK to demonstrate RTT. The project has been tested with the minimum requirements mentioned above and a SAMD21 XPlained Pro evalboard. The sample project comes with a pre-configured project for Keil MDK that runs out-of-the box. |
The following sample project is designed to be used with J-Link and Keil MDK to demonstrate RTT. The project has been tested with the minimum requirements mentioned above and a SAMD21 XPlained Pro evalboard. The sample project comes with a pre-configured project for Keil MDK that runs out-of-the box. |
||
− | [[Media: |
+ | [[Media:CortexM0+_RAM_RTT_Sample.zip | CortexM0+_RAM_RTT_Sample.zip ]] |
= Tested Hardware = |
= Tested Hardware = |
Revision as of 14:59, 8 May 2019
This article describes how to get started with RTT within RAM on a Cortex-M0+ device. This article assumes that there is already a basic knowledge about RTT in general (what is RTT, etc.). If this is not the case, we recommend to read RTT chapter in the J-Link User Manual (UM08001).
Minimum requirements
In order to use ETB trace on the ATMEL ATSAMD21 devices, the following minimum requirements have to be met:
- J-Link software version V6.44g or later
- µVision V5.24.2.0 or later (if the sample project from below shall be used)
- J-Link Plus HW version V10.1 or later
Sample project
RTT Ramcode
The following sample project is designed to be used with J-Link and Keil MDK to demonstrate RTT. The project has been tested with the minimum requirements mentioned above and a SAMD21 XPlained Pro evalboard. The sample project comes with a pre-configured project for Keil MDK that runs out-of-the box.