Difference between revisions of "Renesas RZ/A3UL SMARC EVK"
(→Preparing for J-Link) |
(→Preparing for J-Link) |
||
Line 7: | Line 7: | ||
* J-Link software V7.70a or later |
* J-Link software V7.70a or later |
||
== Preparing for J-Link == |
== Preparing for J-Link == |
||
+ | *'''Make sure that SW1-1 == OFF (default is ON). This is necessary to enable debugging.''' |
||
*Connect the J-Link to the SWD header (CN2) |
*Connect the J-Link to the SWD header (CN2) |
||
*Power the board via USB-C (5V / 3A) |
*Power the board via USB-C (5V / 3A) |
Latest revision as of 10:52, 11 August 2022
This article describes specifics for the Renesas RZ/A3UL SMARC evaluation board. The board supports different boot / power modes.
Minimum requirements
- J-Link software V7.70a or later
Preparing for J-Link
- Make sure that SW1-1 == OFF (default is ON). This is necessary to enable debugging.
- Connect the J-Link to the SWD header (CN2)
- Power the board via USB-C (5V / 3A)
- Press the POWER button for a few seconds until the Carrier PWR On led turns on
- Verify the Connection with e.g. J-Link Commander. The output should look as follows:
Example Project
- N/A