Difference between revisions of "SemiDrive E31xx"
Arne.kulinna (talk | contribs) (Created page with "__TOC__ The SemiDrive E31xx are Cortex-R5 based MCUs.") |
Arne.kulinna (talk | contribs) |
||
| Line 1: | Line 1: | ||
__TOC__ |
__TOC__ |
||
The SemiDrive E31xx are Cortex-R5 based MCUs. |
The SemiDrive E31xx are Cortex-R5 based MCUs. |
||
| + | |||
| + | ==Internal Flash== |
||
| + | |||
| + | E31xx devices consist of a SIP and have an internal QSPI flash. |
||
| + | |||
| + | Therefore programming the internal flash requires special handling. For more information about this, please see the [[QSPI Flash Programming Support | QSPI Flash Programming Support article]]. |
||
| + | |||
| + | {| class="seggertable" |
||
| + | |- |
||
| + | ! Flash Bank || Base address !! Size || J-Link Support |
||
| + | |- |
||
| + | | Main flash || 0x10000000 || Up to 4 MB || style="text-align:center;"| {{YES}} |
||
| + | |} |
||
| + | |||
| + | ==ECC RAM== |
||
| + | E31xx devices have ECC RAM which can be disabled. |
||
| + | However, a connect to E31xx devices will initialize 128KB at 0x500000. |
||
| + | |||
| + | ==Reset== |
||
| + | No device specific reset is necessary. The normal Cortex-R reset is performed. |
||
| + | |||
| + | See here for more information: https://wiki.segger.com/J-Link_Reset_Strategies#Strategies_for_ARMv8-AR_devices |
||
| + | |||
| + | <!-- |
||
| + | ==Evaluation Boards== |
||
| + | *NXP MCX-N9XX-EVK evaluation board: https://wiki.segger.com/NXP_MCX-N9XX-EVK |
||
| + | |||
| + | ==Example Application== |
||
| + | *NXP MCX-N9XX-EVK evaluation board: https://wiki.segger.com/NXP_MCX-N9XX-EVK#Example_Project |
||
| + | --!> |
||
Revision as of 13:24, 24 May 2023
Contents
The SemiDrive E31xx are Cortex-R5 based MCUs.
Internal Flash
E31xx devices consist of a SIP and have an internal QSPI flash.
Therefore programming the internal flash requires special handling. For more information about this, please see the QSPI Flash Programming Support article.
| Flash Bank | Base address | Size | J-Link Support |
|---|---|---|---|
| Main flash | 0x10000000 | Up to 4 MB | 
|
ECC RAM
E31xx devices have ECC RAM which can be disabled. However, a connect to E31xx devices will initialize 128KB at 0x500000.
Reset
No device specific reset is necessary. The normal Cortex-R reset is performed.
See here for more information: https://wiki.segger.com/J-Link_Reset_Strategies#Strategies_for_ARMv8-AR_devices
