Difference between revisions of "SemiDrive E32xx"
Arne.kulinna (talk | contribs) |
Arne.kulinna (talk | contribs) |
||
| (One intermediate revision by the same user not shown) | |||
| Line 6: | Line 6: | ||
E32xx devices have no internal flash. |
E32xx devices have no internal flash. |
||
| − | + | ==QSPI Flash== |
|
E32xx devices consist of a SIP and have an internal QSPI flash. |
E32xx devices consist of a SIP and have an internal QSPI flash. |
||
| Line 27: | Line 27: | ||
See here for more information: https://wiki.segger.com/J-Link_Reset_Strategies#Strategies_for_ARMv8-AR_devices |
See here for more information: https://wiki.segger.com/J-Link_Reset_Strategies#Strategies_for_ARMv8-AR_devices |
||
| − | |||
| − | <!-- |
||
| − | ==Evaluation Boards== |
||
| − | *NXP MCX-N9XX-EVK evaluation board: https://wiki.segger.com/NXP_MCX-N9XX-EVK |
||
| − | |||
| − | ==Example Application== |
||
| − | *NXP MCX-N9XX-EVK evaluation board: https://wiki.segger.com/NXP_MCX-N9XX-EVK#Example_Project |
||
| − | --!> |
||
Revision as of 13:54, 24 May 2023
Contents
The SemiDrive E32xx are Cortex-R5 based MCUs.
Internal Flash
E32xx devices have no internal flash.
QSPI Flash
E32xx devices consist of a SIP and have an internal QSPI flash.
QSPI flash programming requires special handling compared to internal flash. For more information about this, please see the QSPI Flash Programming Support article.
J-Link supports multiple pin configurations for [DEVICE]. The default loader is marked in bold.
| Device | Base address | Maximum size | Supported pin configuration |
|---|---|---|---|
| QSPI flash | 0x10000000 | 128 MB | *Default CS@X2 SCLK@X1 D0@X3 D1@X4 D2@X5 D3@X6 |
ECC RAM
E32xx devices have ECC RAM which can be disabled. However, a connect to E32xx devices will initialize 512KB at 0x500000 (1MB at 0x400000 for E3210).
Reset
No device specific reset is necessary. The normal Cortex-R reset is performed.
See here for more information: https://wiki.segger.com/J-Link_Reset_Strategies#Strategies_for_ARMv8-AR_devices
