Difference between revisions of "Silicon Labs EFR32xG25"
(→Device Specific Handling) |
|||
| Line 28: | Line 28: | ||
==Evaluation Boards== |
==Evaluation Boards== |
||
| − | * |
+ | *Silicon Labs ERF32xG25 evaluation board: https://wiki.segger.com/Silicon_Labs_BRD4271A |
==Example Application== |
==Example Application== |
||
| − | * |
+ | *Silicon Labs evaluation board: https://wiki.segger.com/Silicon_Labs_BRD4271A#Example_Project |
Revision as of 11:11, 14 June 2023
The Silicon Labs EFR32xG25 are wireless SoCs based on Cortex-M33 microcontrollers.
Contents
Flash Banks
Internal Flash
| Flash Bank | Base address | Size | J-Link Support |
|---|---|---|---|
| Internal flash | 0x08000000 | Up to 1920 KB | 
|
| User Data | 0x0FE00000 | 1 KB |
|
Watchdog Handling
- The device has 2 Watchdogs, they are feed during programming, if they are enabled.
Device Specific Handling
Reset
- The device uses custom reset with halt after bootloader.
Attach
- Attach is supported.
Security
- If device is secured, User is offered an unsecure by mass erase.
Evaluation Boards
- Silicon Labs ERF32xG25 evaluation board: https://wiki.segger.com/Silicon_Labs_BRD4271A
Example Application
- Silicon Labs evaluation board: https://wiki.segger.com/Silicon_Labs_BRD4271A#Example_Project
